

6082A

SYNTHESIZED RF SIGNAL GENERATOR

Service Manual

PN 881888
February 1991, Revised April 1995
Printed in USA

Giga-tronics

WARRANTY

Notwithstanding any provision of any agreement, the following warranty is exclusive:

Giga-tronics Inc. warrants each instrument it manufactures to be free from defects in material and workmanship under normal use and service for the period of one year from the date of shipment. This warranty extends only to the original purchaser. This warranty shall not apply to fuses, disposable batteries (rechargeable batteries are warranted for 90 days), or any product or parts which have been subject to misuse, neglect, accident, or abnormal conditions of operation.

In the event of failure of a product covered by this warranty, Giga-tronics Inc. will repair and calibrate an instrument returned to an authorized service facility within one year of the original shipment, provided that examination discloses to the satisfaction of Giga-tronics that the product was defective. Giga-tronics may, at its option, replace the product in lieu of repairing it. With regard to any instrument returned within one year of the original shipment, said repairs or replacement will be made without charge. If the failure has been caused by misuse, neglect, accident, or abnormal conditions of operation, repairs will be billed at a nominal cost. In such cases, an estimate will be submitted before work is started, if requested.

THE FOREGOING WARRANTY IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS, OR ADEQUACY FOR ANY PARTICULAR PURPOSE OR USE. GIGA-TRONICS INC. SHALL NOT BE LIABLE FOR ANY SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER IN CONTRACT, TORT, OR OTHERWISE.

IF ANY FAILURE OCCURS, THE FOLLOWING STEPS SHOULD BE TAKEN:

1. Notify Giga-tronics Inc., or the nearest authorized service facility (see the list of service centers at the end of Chapter 8), giving full details of the difficulty, and include the model number, type number, and serial number. On receipt of this information, service data or shipping instructions will be forwarded to you.
2. On receipt of the shipping instructions, forward the instrument, transportation prepaid. Repairs will be made at the service facility and the instrument returned, transportation prepaid.

SHIPPING TO THE MANUFACTURER FOR REPAIR OR ADJUSTMENT

All shipments of Giga-tronics instruments should be made prepaid (air freight recommended). Ship the instrument in the original packing carton; or, if that is not available, use any suitable container that is rigid and of adequate size. If a substitute container is used, the instrument should be wrapped in paper and surrounded with at least four inches of excelsior or similar shock-absorbing material.

CLAIM FOR DAMAGE IN SHIPMENT TO THE ORIGINAL PURCHASER

The instrument should be thoroughly inspected immediately upon original delivery to the purchaser. All material in the container should be checked against the enclosed packing list. The manufacturer will not be responsible for shortages against the packing sheet unless notified immediately. (To obtain a quotation to repair shipment damage, contact Giga-tronics Inc., or any of its authorized service facilities.) Final claim and negotiations with the carrier must be completed by the customer.

Giga-tronics Inc. will be happy to answer all questions about applications, in order to enhance your use of the instrument. Please address your requests or correspondence to:

GIGA-TRONICS INC., 4650 NORRIS CANYON ROAD, SAN RAMON, CALIFORNIA, 94583, ATTN: SERVICE.

SAFETY SUMMARY

SAFETY TERMS IN THIS MANUAL

This instrument has been designed and tested in accordance with IEC Publication 348, Safety Requirements for Electronic Measuring Apparatus. This Service Manual contains information, warnings, and cautions that must be followed to ensure safe maintenance and to keep the Signal Generator in a safe condition.

WARNING statements identify conditions or practices that could result in personal injury or loss of life.

CAUTION statements identify conditions or practices that could result in damage to equipment.

SYMBOLS MARKED ON EQUIPMENT



DANGER — High voltage.



Ground (earth) terminal.



Attention — refer to the manual. This symbol indicates that information about the use of a feature is contained in the manual.

POWER SOURCE

The Signal Generator is intended to operate from a power source that will not apply more than 264V ac rms between the supply conductors or between either supply conductor and ground. A protective ground connection by way of the grounding conductor in the power cord is essential for safe operation.

USE THE PROPER FUSE

To avoid fire hazard, use only a fuse identical in type, voltage rating, and current rating to that specified on the rear panel fuse rating label.

GROUNDING THE INSTRUMENT

The Signal Generator is a Safety Class I (grounded enclosure) instrument as defined in IEC 348. The enclosure is grounded through the grounding conductor of the power cord. To avoid electrical shock, plug the power cord into a properly wired earth grounded receptacle before connecting anything to any of the Signal Generator connectors. A protective ground connection by way of the grounding conductor in the power cord is essential for safe operation.

SAFETY

USE THE PROPER POWER CORD

Use only the power cord and connector appropriate for the voltage and plug configuration in your country.

Use only a power cord that is in good condition.

Refer cord and connector changes to qualified service personnel.

DO NOT OPERATE IN EXPLOSIVE ATMOSPHERES

To avoid explosion, do not operate the Signal Generator in an atmosphere of explosive gas.

DO NOT ATTEMPT TO OPERATE IF ELECTRIC SHOCK PROTECTION MAY BE IMPAIRED

If the Signal Generator appears damaged or operates abnormally, protection from electric shock may be impaired. Do not attempt to operate it. When in doubt, have the instrument serviced.

DO NOT REMOVE COVER UNLESS QUALIFIED TO DO SO

To avoid electric shock, do not remove the Signal Generator cover unless you are qualified to do so. Service procedures are for qualified service personnel only.

DO NOT SERVICE ALONE

Do not perform internal service or adjustment of this product unless a person capable of rendering first aid and resuscitation is present.

USE CARE WHEN SERVICING WITH POWER ON

Dangerous voltages exist at several points inside this product. To avoid personal injury, do not touch exposed connections and components while the power is on.

UNPLUG POWER CORD TO REMOVE INSTRUMENT POWER

This product remains energized when the POWER switch is in the STBY position. Disconnect incoming ac power by unplugging the power cord before removing protective panels, soldering, or replacing components.

Table of Contents

SECTION	TITLE	PAGE
1	Introduction and Specifications	1-1
1-1.	INTRODUCTION	1-1
1-2.	OPTIONS	1-1
1-3.	OBTAINING FACTORY SERVICE	1-2
1-4.	SPECIFICATIONS	1-2
2	Theory of Operation	2-1
2-1.	INTRODUCTION	2-1
2-2.	GENERAL DESCRIPTION	2-1
2-3.	FUNCTIONAL DESCRIPTION	2-2
2-4.	Frequency	2-2
2-5.	Frequency Modulation	2-4
2-6.	Internal Modulation Oscillator	2-6
2-7.	Phase Modulation	2-6
2-8.	Output/Level Control	2-7
2-9.	Amplitude Modulation	2-7
2-10.	Pulse Modulation	2-8
2-11.	Power Supply	2-8
2-12.	DIGITAL CONTROLLER SOFTWARE DESCRIPTION	2-8
2-13.	User Interface	2-8
2-14.	Calibration/Compensation Memory	2-9
2-15.	Self Test	2-9
2-16.	Status Signals	2-9
3	Performance Tests	3-1
3-1.	INTRODUCTION	3-1
3-2.	TEST EQUIPMENT	3-1
3-3.	POWER-ON TEST	3-1
3-4.	FREQUENCY ACCURACY TEST	3-5
3-5.	SYNTHESIS TEST	3-5
3-6.	HIGH-LEVEL ACCURACY TEST	3-6
3-7.	MID-LEVEL ACCURACY TEST	3-8
3-8.	LOW-LEVEL ACCURACY TEST	3-9
3-9.	ALTERNATE LEVEL ACCURACY TEST	3-11

TABLE OF CONTENTS, *continued*

SECTION	TITLE	PAGE
3-10.	FLATNESS TEST	3-14
3-11.	OUTPUT LEAKAGE TEST	3-14
3-12.	HARMONIC, SUB-HARMONIC, AND LINE-RELATED SPURIOUS TEST	3-15
3-13.	NON-HARMONIC SPURIOUS TEST USING RF SPECTRUM ANALYZER	3-17
3-14.	PHASE NOISE, RESIDUAL FM, AND SPURIOUS TEST USING PHASE NOISE TEST SET	3-18
3-15.	RESIDUAL AM NOISE TEST	3-21
3-16.	MODULATION TESTS	3-23
3-17.	Internal Modulation Oscillator Tests	3-23
3-18.	Amplitude Modulation Tests	3-25
3-19.	Frequency Modulation Tests	3-29
3-20.	Phase Modulation Tests	3-31
3-21.	VOLTAGE STANDING-WAVE RATIO (VSWR) TESTS	3-35
3-22.	PULSE TESTS	3-37
3-23.	INTERMODULATION TEST	3-39
3-23.	Equipment Verification	3-39
3-24.	Intermodulation Distortion Test	3-40
4	Closed-Case Calibration	4-1
4-1.	INTRODUCTION	4-1
4-2.	Front Panel Calibration	4-1
4-3.	Remote Calibration	4-2
4-4.	Calibration Data	4-3
4-5.	CALIBRATION SETUP	4-3
4-6.	AM CALIBRATION	4-3
4-7.	Front Panel AM Calibration Procedure	4-4
4-8.	Remote AM Calibration Procedure	4-4
4-9.	FM CALIBRATION	4-6
4-10.	Front Panel FM Calibration Procedure	4-7
4-11.	Remote FM Calibration	4-7
4-12.	RF LEVEL CALIBRATION	4-9
4-13.	Front Panel Level Calibration Procedure	4-10
4-14.	Remote Level Calibration Procedure	4-10
4-15.	REFERENCE OSCILLATOR CALIBRATION	4-12
4-16.	Front Panel Reference Oscillator Calibration Procedure	4-12
4-17.	Remote Reference Oscillator Calibration Procedure	4-13
5	Access Procedures	5-1
5-1.	INTRODUCTION	5-1
5-2.	SAFETY	5-1
5-3.	PIVOTING SYNTHESIZER MODULE WARNING	5-2
5-4.	LOCATION OF MAJOR ASSEMBLIES	5-2
5-5.	ACCESS INSTRUCTIONS	5-2
5-6.	Removing the Front Panel Section	5-2
5-7.	Removing the Rear Panel Section	5-3
5-8.	Raising and Lowering the Synthesizer Module	5-3
5-9.	Removing the A2 Coarse Loop PCA	5-4
5-10.	Removing the A3 Subsynthesizer VCO PCA	5-5

SECTION	TITLE	PAGE
5-11.	Removing the A4 Subsynthesizer PCA	5-5
5-12.	Removing the A5 Coarse Loop VCO PCA	5-5
5-13.	Removing the A6 Mod Oscillator PCA	5-6
5-14.	Removing the A31 Output PCA	5-6
5-15.	Removing the A9 Sum Loop VCO PCA	5-7
5-16.	Removing the A32 Premodulator PCA	5-7
5-17.	Removing the A33 Modulation Control PCA	5-7
5-18.	Removing the A12 Sum Loop PCA	5-8
5-19.	Removing the A13 Controller PCA	5-8
5-20.	Removing the A14 FM PCA	5-9
5-21.	Removing the A35 Attenuator/RPP Assembly	5-9
5-22.	Removing the A22 Delay Cable Assembly	5-10
6	Circuit Description, Troubleshooting, and Alignment	6-1
6-1.	INTRODUCTION	6-1
6-2.	TROUBLESHOOTING THE 6082A	6-2
6-3.	Parts Replacement	6-5
6-4.	MODULE REPLACEMENT	6-5
6-5.	A1 Display PCA	6-7
6-6.	A2 Coarse Loop PCA	6-7
6-7.	A3 Subsynthesizer VCO PCA	6-7
6-8.	A4 Subsynthesizer PCA	6-7
6-9.	A5 Coarse Loop VCO PCA	6-7
6-10.	A6 Mod Oscillator PCA	6-7
6-11.	A7 Relay Driver PCA	6-7
6-12.	A31 Output PCA	6-8
6-13.	A9 Sum Loop VCO PCA	6-8
6-14.	A32 Premodulator PCA	6-8
6-15.	A33 Modulation Control PCA	6-8
6-16.	A12 Sum Loop PCA	6-9
6-17.	A13 Controller PCA	6-9
6-18.	A14 FM Board PCA	6-9
6-19.	A15 Power Supply PCA	6-9
6-20.	A19 Switch PCA	6-9
6-21.	A35 Attenuator/RPP Assembly (A7, A21, A30)	6-9
6-22.	A22 Delay Line Assembly (A25, A26, Delay Cable, Trim Cable)	6-9
6-23.	UPDATING COMPENSATION MEMORY WITH MODULE EXCHANGE DATA	6-10
6-24.	SELF-TEST DESCRIPTION	6-11
6-25.	Digital Tests	6-11
6-26.	AM Tests	6-12
6-27.	FM Tests	6-12
6-28.	ϕ M Tests	6-13
6-29.	DC FM Test	6-13
6-30.	Coarse Loop Tests	6-13
6-31.	Subsynthesizer Tests	6-14
6-32.	Sum Loop Tests	6-14
6-33.	RF OUTPUT Tests	6-14
6-34.	Pulse Modulator Tests	6-15
6-35.	Filter Tests	6-15
6-36.	STATUS SIGNALS AND STATUS CODES	6-15

TABLE OF CONTENTS, *continued*

SECTION	TITLE	PAGE
6-37.	SOFTWARE DIAGNOSTIC FUNCTIONS	6-17
6-38.	Digital Control Latch Test	6-17
6-39.	Instrument Diagnostic State	6-17
6-40.	Set Internal DACs	6-17
6-41.	Display Synthesizer Loop Frequencies	6-18
6A	Power Supply	6A-1
6A-1.	POWER SUPPLY BLOCK DIAGRAM	6A-1
6A-2.	POWER SUPPLY CIRCUIT DESCRIPTION	6A-1
6A-3.	POWER SUPPLY TROUBLESHOOTING	6A-4
6A-4.	Troubleshooting Procedure	6A-4
6A-5.	POWER SUPPLY ADJUSTMENT PROCEDURE	6A-5
6B	Digital Controller	6B-1
6B-1.	DIGITAL CONTROLLER BLOCK DIAGRAM	6B-1
6B-2.	DIGITAL CONTROLLER CIRCUIT DESCRIPTION (A13)	6B-1
6B-3.	Microprocessor	6B-1
6B-4.	Memory	6B-1
6B-5.	Memory Control	6B-3
6B-6.	Front Panel Interface	6B-3
6B-7.	IEEE-488 Interface	6B-3
6B-8.	Attenuator Control Interface	6B-3
6B-9.	Module I/O Interface	6B-3
6B-10.	Status and Control Latches	6B-4
6B-11.	DIGITAL CONTROLLER TROUBLESHOOTING	6B-4
6B-12.	RF Control	6B-4
6B-13.	Microprocessor Kernel	6B-5
6B-14.	Clock	6B-5
6B-15.	Power-On Reset	6B-5
6B-16.	Unused Microprocessor Inputs	6B-5
6B-17.	Bus Error	6B-5
6B-18.	Interrupts	6B-5
6B-19.	Microprocessor Bus	6B-6
6B-20.	Address Decoder	6B-6
6B-21.	I/O Diagnostic Tests	6B-7
6B-22.	CALIBRATION/COMPENSATION MEMORY	6B-8
6B-23.	Calibration/Compensation Memory Status	6B-8
6B-24.	Repairing Calibration/Compensation Memory Checksum Errors ...	6B-9
6B-25.	Calibration/Compensation Memory Origin Status	6B-9
6B-26.	FRONT PANEL CIRCUIT DESCRIPTION	6B-9
6B-27.	Display PCA	6B-10
6B-28.	Data Communications	6B-10
6B-29.	Display Filament Voltage	6B-10
6B-30.	Bright-Digit Effect	6B-10
6B-31.	Switchboard Interface	6B-10
6B-32.	Remote Footswitch (AUX Connector)	6B-10
6B-33.	Edit Knob Interface	6B-11
6B-34.	Display Blanking	6B-11
6B-35.	Operate/Standby Selection	6B-11
6B-36.	FRONT PANEL TROUBLESHOOTING	6B-11

SECTION	TITLE	PAGE
6C	Frequency Synthesis	6C-1
6C-1.	FREQUENCY FAULT TREE	6C-1
6C-2.	SUBSYNTHESIZER BLOCK DIAGRAM	6C-1
6C-3.	A4 SUBSYNTHESIZER CIRCUIT DESCRIPTION	6C-1
6C-4.	Single-Sideband Mixer	6C-1
6C-5.	N-Divider	6C-4
6C-6.	Phase Detector	6C-8
6C-7.	Loop Amplifier	6C-9
6C-8.	Low-Order Digits Generator	6C-9
6C-9.	Dac's and Latches	6C-9
6C-10.	SUBSYNTHESIZER TROUBLESHOOTING	6C-9
6C-11.	SUBSYNTHESIZER ADJUSTMENTS	6C-13
6C-12.	Steering DAC Full-Scale Adjustment	6C-13
6C-13.	Lower Clamp Adjustment, R99	6C-13
6C-14.	Upper Clamp Adjustment, R98	6C-14
6C-15.	SSB Mixer LO Drive Adjustment, R106	6C-14
6C-16.	10-kHz Notch Adjustment, L56	6C-15
6C-17.	A3 SUBSYNTHESIZER VCO CIRCUIT DESCRIPTION	6C-16
6C-18.	SUBSYNTHESIZER VCO TROUBLESHOOTING	6C-16
6C-19.	A2 COARSE LOOP CIRCUIT DESCRIPTION	6C-17
6C-20.	Reference Section	6C-17
6C-21.	Coarse Loop	6C-20
6C-22.	COARSE LOOP TROUBLESHOOTING	6C-23
6C-23.	Reference Section	6C-23
6C-24.	Main Loop	6C-25
6C-25.	COARSE LOOP PCA ADJUSTMENTS	6C-28
6C-26.	Discriminator Video Amplifier Offset Adjustment, R102	6C-30
6C-27.	Steering Gain Adjustment, R221	6C-30
6C-28.	Acquisition Oscillator Level Adjustment, R227	6C-30
6C-29.	40-MHz Oscillator Adjustment, L601	6C-31
6C-30.	80-MHz Filter Tuning, L612 and L613	6C-32
6C-31.	80-MHz Level Adjustment, R617	6C-32
6C-32.	2-MHz Notch Adjustment, L205	6C-33
6C-33.	Alternate Reference Frequency Selection	6C-33
6C-34.	A5 COARSE LOOP VCO CIRCUIT DESCRIPTION	6C-34
6C-35.	COARSE LOOP VCO TROUBLESHOOTING	6C-35
6C-36.	SUM LOOP BLOCK DIAGRAM	6C-35
6C-37.	A12 SUM LOOP CIRCUIT DESCRIPTION	6C-37
6C-38.	RF Section	6C-37
6C-39.	Audio Section	6C-38
6C-43.	SUM LOOP TROUBLESHOOTING	6C-41
6C-44.	SUM LOOP ASSEMBLY ADJUSTMENTS	6C-44
6C-45.	Steering Level Adjustment, R112	6C-45
6C-46.	Buffer Gain Match Adjustment, R121	6C-45
6C-47.	FM Null Adjustment, R116	6C-46
6C-48.	Loop Gain Adjustment, R167	6C-46
6C-49.	Acquisition Oscillator Level Adjustment, R132	6C-47
6C-50.	A9 SUM LOOP VCO CIRCUIT DESCRIPTION	6C-48
6C-51.	SUM LOOP VCO TROUBLESHOOTING	6C-49
6C-52.	SUM LOOP VCO ASSEMBLY ADJUSTMENT	6C-50

TABLE OF CONTENTS, *continued*

SECTION	TITLE	PAGE
6D	RF Level/AM	6D-1
6D-1.	RF LEVEL FAULT TREE	6D-1
6D-2.	RF LEVEL BLOCK DIAGRAMS	6D-1
6D-3.	RF LEVEL CIRCUIT DESCRIPTION	6D-4
6D-4.	RF Path	6D-4
6D-5.	Leveling Loop	6D-7
6D-6.	Level Control	6D-7
6D-7.	RF LEVEL TROUBLESHOOTING	6D-8
6D-8.	Unleveled Condition	6D-9
6D-9.	Output Assembly Test Point Signal Information	6D-11
6D-10.	RF LEVEL ADJUSTMENTS	6D-11
6D-11.	Mod Control PCA Level DAC Offset Adjustment, R23	6D-12
6D-12.	Mod Control PCA AM DAC Offset Adjustment, R8	6D-13
6D-14.	Mod Control PCA AM Depth Adjustment, R10	6D-15
6D-15.	Mod Control PCA RF Level Adjustment, R20	6D-16
6D-16.	Mod Control PCA External Modulation Level Indicator Adjustment, R71	6D-17
6D-17.	Mod Control PCA Sum Steer Gain Adjustment, R99	6D-17
6D-18.	Premodulator PCA Bandwidth Adjustment, R51	6D-18
6D-19.	Output PCA Het Level Adjustment, R96	6D-18
6D-20.	Output PCA Overall Gain Adjustment, R143	6D-19
6D-21.	Output PCA Q5 Bias Adjustment, R46, and Q6 Bias Adjustment, R73	6D-20
6D-22.	FM Gain Adjustment, R82, on Mod Control PCA	6D-21
6D-23.	FM steer Gain, R101 on Mod Control PCA	6D-21
6D-24.	FM INV Balance, R102 on Mod Control PCA	6D-21
6D-25.	ATTENUATOR/REVERSE POWER PROTECTION (RPP)	6D-21
6D-26.	ATTENUATOR/RPP TROUBLESHOOTING	6D-22
6E	Frequency and Phase Modulation	6E-1
6E-1.	FM/ ϕ M FAULT TREE	6E-1
6E-2.	FM/ ϕ M BLOCK DIAGRAM	6E-1
6E-3.	FM/ ϕ M CIRCUIT DESCRIPTION	6E-1
6E-4.	Oscillator Section	6E-2
6E-5.	Divider Section	6E-4
6E-6.	Phase Detectors, Loop Circuits, and Logic Section	6E-5
6E-7.	Modulation Section	6E-7
6E-8.	MODULATION CONTROL CIRCUIT DESCRIPTION	6E-9
6E-9.	FM Input Voltage Processing	6E-9
6E-10.	FM STEER Voltage Generation	6E-11
6E-11.	FM Control Signals Generation	6E-11
6E-12.	FM TROUBLESHOOTING (A14)	6E-11
6E-13.	Frequency Check	6E-11
6E-14.	Modulation Check	6E-12
6E-15.	Input Signals and Control Input Signals Checks	6E-13
6E-16.	FM ADJUSTMENTS	6E-13
6E-17.	Adjustments on the Modulation Control PCA (A33)	6E-13
6E-18.	Alignment of FM PCA (A14)	6E-15

SECTION	TITLE	PAGE
6F	Internal Modulation Oscillator	6F-1
6F-1.	MODULATION OSCILLATOR BLOCK DIAGRAM	6F-1
6F-2.	INTERNAL MODULATION OSCILLATOR CIRCUIT DESCRIPTION	6F-1
6F-3.	Direct Digital Synthesized Wave Generator	6F-1
6F-4.	Pulse Generator	6F-3
6F-5.	Signal Routing	6F-3
6F-6.	MOD OSCILLATOR TROUBLESHOOTING AND ADJUSTMENTS	6F-4
6F-7.	Direct Digital Synthesizer Troubleshooting	6F-4
6F-8.	Pulse Generator Troubleshooting	6F-5
7	Compensation Procedures	7-1
7-1.	INTRODUCTION	7-1
7-2.	LEVEL FLATNESS COMPENSATION	7-1
7-3.	Level Flatness Compensation Accuracy Notes	7-3
7-4.	Level Flatness Compensation Limits	7-3
7-5.	Level Compensation Data Mixing	7-4
7-6.	Front Panel Output Flatness Compensation Procedure	7-5
7-7.	Het Band Level Adjustment	7-8
7-8.	Compensating Level Flatness Errors in an External System	7-8
7-9.	Front Panel Output Compensation with Default Attenuator Data	7-9
7-10.	Front Panel Attenuator Flatness Compensation Procedure	7-9
7-11.	Front Panel Attenuator Flatness Compensation Procedure Using Power Meter	7-16
7-12.	REMOTE LEVEL FLATNESS COMPENSATION PROCEDURES ..	7-18
7-13.	Remote Output Compensation Procedure	7-18
7-14.	Remote Attenuator Compensation Procedure	7-20
7-16.	SUBSYNTHESIZER COMPENSATION PROCEDURES	7-26
7-17.	Front Panel Sunsynthesizer Compensation Procedure	7-27
7-18.	Remote Sunsynthesizer Compensation Procedure	7-29
7-19.	COARSE LOOP COMPENSATION PROCEDURES	7-30
7-20.	Front Panel Coarse Loop Compensation Procedure	7-30
7-21.	Remote Coarse Loop Compensation Procedure	7-31
7-22.	SUM LOOP COMPENSATION PROCEDURES	7-32
7-22.	Front Panel Sum Loop Compensation Procedure	7-32
7-24.	Remote Sum Loop Compensation Procedure	7-33
8	List of Replaceable Parts	8-1
	Table of Contents	8-1
8-1.	INTRODUCTION	8-1
8-2.	HOW TO OBTAIN PARTS	8-2
8-3.	MANUAL STATUS INFORMATION	8-2
8-4.	SERVICE CENTERS	8-2

TABLE OF CONTENTS, *continued*

SECTION	TITLE	PAGE
9	Options	9-1
9-1.	INTRODUCTION	9-1
9-2.	6080A-130 HIGH-STABILITY REFERENCE	9-1
9-3.	Adjusting the Reference Frequency	9-1
9-4.	List of Replaceable Parts	9-2
9-5.	6080A-132 MEDIUM-STABILITY REFERENCE	9-2
9-6.	Adjusting the Reference Frequency	9-2
9-7.	List of Replaceable Parts	9-3
9-8.	OPTION 6080A-830 REAR OUTPUT/MODULATION INPUT	9-3
9-9.	Theory of Operation	9-3
9-10.	List of Replaceable Parts	9-4
10	Schematic Diagrams	10-1
	Table of Contents	10-1
	Appendices	
Appendix A.	Instrument Preset State	A-1
Appendix B.	Special Function Table	B-1
Appendix C.	Rejected Entry Codes	C-1
Appendix D.	Overrange/Uncal Status Codes	D-1
Appendix E.	Self Test Status Codes	E-1
Appendix F.	Using the Rear Panel AUX Connector	F-1
Appendix G.	Fluke Sales and Service Centers	G-1
	Index	

List of Tables


TABLE	TITLE	PAGE
1-1.	Specifications for Model 6082A	1-3
2-1.	Frequency Coverage Bands	2-3
2-2.	FM Band Limits (Normal AC-Coupled FM Mode)	2-5
3-1.	Recommended Test Equipment	3-2
3-2.	High-Level Accuracy Test Conditions	3-7
3-3.	Sample High-Level Accuracy Test Conditions	3-8
3-4.	Phase Noise Requirements	3-18
3-5.	Residual FM Requirements	3-19
3-6.	AM Test Conditions	3-27
3-7.	AM Test Conditions	3-28
3-8.	FM 3-dB Bandwidth	3-29
3-9.	Intermodulation Requirements	3-39
4-1.	Front Panel Controls Function for Calibration Procedures	4-5
4-2.	Remote Programming Commands for AM Calibration Procedure	4-5
4-3.	Remote Programming Commands for FM Calibration Procedure	4-8
4-4.	Remote Programming Commands for Level Calibration Procedure	4-11
4-5.	Remote Programming Commands for Reference Oscillator	4-13
6-1.	6082A Module Exchange Assemblies	6-5
6-2.	General Self Test Results	6-11
6-3.	Digital Test Results	6-11
6-4.	AM Test Conditions	6-12
6-5.	FM Tests	6-12
6-6.	Phase Modulation Test Conditions	6-13
6-7.	DC FM Tests	6-13
6-8.	Coarse Loop Tests	6-13
6-9.	Subsynthesizer Tests	6-14
6-10.	Sum Loop Tests	6-14
6-11.	RF Output Tests	6-15
6-12.	Pulse Modulator Tests	6-15
6-13.	6082A Filter Tests	6-16
6-14.	6082A Status Signals and Codes	6-16
6-15.	Parameter Settings of Diagnostic States	6-17
6-16.	Set Internal DACs Special Functions	6-17
6-17.	Display Synthesizer Loop Frequencies Special Functions	6-18
6A-1.	Supplies Provided by Power Supply Assembly	6A-3
6C-1.	Subsynthesizer PCA Test Points	6C-11
6C-2.	A3 Subsynthesizer VCO PCA DC Voltages	6C-17
6C-3.	Reference Section Logic Control Line Summary	6C-24

LIST OF TABLES, *continued*

TABLE	TITLE	PAGE
6C-4.	Coarse Loop RF Levels	6C-25
6C-5.	N-Divider Logic States	6C-27
6C-6.	Discriminator RF Section Levels	6C-28
6C-7.	A2 Coarse Loop PCA Test Points	6C-29
6C-8.	Setting SW502 for Alternate Reference Frequency	6C-33
6C-9.	Coarse Loop VCO Binary Band Control Signals	6C-34
6C-10.	A5 Coarse Loop VCO PCA Expected DC Voltages	6C-35
6C-11.	Sum Loop Frequencies	6C-37
6C-12.	Preliminary Sum Loop Troubleshooting Checks	6C-42
6C-13.	A12 Sum Loop PCA RF Circuitry Test Information	6C-43
6C-14.	A12 Sum Loop PCA RF Section DC Bias Voltages	6C-43
6C-15.	A12 Sum Loop PCA Test Points	6C-44
6C-16.	Sum Loop VCO Binary Control Signals	6C-48
6C-17.	A9 Sum Loop VCO PCA Expected DC Voltages	6C-49
6D-1.	Band, Filter, and Frequency Programming Data	6D-9
6D-2.	Frequency Band Logic States, A32 Premodulator PCA	6D-10
6D-3.	Modulator to Detector, Nominal Voltages	6D-11
6D-4.	A33 Modulation Control PCA Test Points	6D-11
6D-5.	Attenuator Levels	6D-22
6D-6.	Attenuator Level Control	6D-23
6E-1.	Modulation Control Table (at 800 MHz RF Frequency)	6E-8
6E-2.	Modulation Ranges and FM DAC Values	6E-10
6E-3.	FM Oscillator Frequency Check Table (Normal Operation)	6E-11
6E-4.	FM Oscillator Modulation Control (Normal Operation)	6E-12
6E-5.	FM Modulation Rate Specifications	6E-16
7-1.	Front Panel Controls for Output Flatness Compensation Procedure	7-6
7-2.	Attenuator Target Levels	7-10
7-3.	Front Panel Controls for Attenuator Flatness Compensation Procedure	7-11
7-4.	Attenuator Target Levels (Power Meter Procedure)	7-16
7-5.	Remote Programming Commands for Level Compensation Procedure	7-24
7-6.	Front Panel Controls for Subsynthesizer Compensation Procedure	7-28
7-7.	Remote Programming Commands for Subsynthesizer Comp Procedure	7-30
7-8.	Front Panel Controls for Coarse Loop Compensation Procedure	7-31
7-9.	Remote Programming Commands for Coarse Loop Compensation Procedure	7-32
7-10.	Front Panel Controls for Sum Loop Compensation Procedure	7-33
7-11.	Remote Programming Commands for Sum Loop Compensation Procedure	7-34
9-1.	Option -130 High-Stability Reference	9-4
9-2.	Option -132 Medium-Stability Reference	9-4
9-3.	Option -830 Rear Panel RF Output and Modulation Input	9-4

List of Illustrations

FIGURE	TITLE	PAGE
3-1.	Two-Turn Loop	3-4
3-2.	Alternate Level Accuracy Test Equipment Setup	3-12
3-3.	Phase Noise and Non-Harmonic Spurious Test Setup	3-19
3-4.	Residual AM Noise Test Connection Diagram	3-21
4-1.	Basic Structure of Calibration Program	4-2
4-2.	Structure of the AM Calibration Program	4-6
4-3.	Structure of the FM Calibration Program	4-8
4-4.	Basic Structure of Level Calibration Program	4-11
4-5.	Basic Structure of the Reference Oscillator Calibration Program	4-14
6-1.	Functional Block Diagram	6-3
6-2.	Instrument Troubleshooting Tree	6-4
6-3.	Assembly Location Block Diagram	6-6
6A-1.	Power Supply Block Diagram	6A-2
6B-1.	A13 Controller Block Diagram	6B-2
6B-2.	Address Decoding	6B-7
6C-1.	Frequency Synthesis Fault Tree	6C-2
6C-2.	Subsynthesizer Block Diagram	6C-3
6C-3.	Triple Modulus Prescaler	6C-5
6C-4.	N-Divider	6C-6
6C-5.	N-Divider Timing Diagram	6C-7
6C-6.	Reference Section Block Diagram	6C-18
6C-7.	A5 Coarse Loop VCO Block Diagram	6C-21
6C-8.	Sum Loop Block Diagram	6C-36
6D-1.	RF Level Fault Tree	6D-1
6D-2.	A31 Output and A33 Modulation Control Block Diagram	6D-2
6D-3.	A32 Premodulator PCA Block Diagram	6D-3
6E-1.	FM/ ϕ M Fault Tree	6E-2
6E-2.	FM/ ϕ M Block Diagram	6E-3
6E-3.	Divider/Phase Detector Timing Diagram	6E-5
6F-1.	Mod Oscillator Block Diagram	6F-2
7-1.	Attenuator Flatness Compensation Test Setup	7-12
7-2.	Basic Structure of an Output Compensation Program	7-18
7-3.	Basic Structure of an Attenuator Level Compensation Program	7-20
7-4.	Basic Structure of an Attenuator Compensation Program Using Power Meter	7-23
7-5.	Basic Structure of a Subsynthesizer Compensation Program	7-29
9-1.	Option -130 High and -132 Medium Stability Reference	9-44
9-2.	Option -830 Rear Panel RF Output and Modulation Input	9-45



6082A Synthesized RF Signal Generator

Section 1

Introduction and Specifications

INTRODUCTION

1-1.

The Model 6082A Synthesized RF Signal Generator is a fully programmable, precision, synthesized signal source. The 6082A is designed for applications that require good modulation, frequency accuracy, and output level performance with excellent spectral purity. The 6082A is well suited for testing a wide variety of RF components, subassemblies, and systems, including filters, amplifiers, mixers, and receivers, particularly off-channel radio testing.

Refer to the 6080A/82A Operator Manual for operating instructions, use of the front and rear panel features, remote programming, and all other information for the operator.

This service manual is a maintenance guide for the Signal Generator. The following topics are included:

- Theory of operation
- Closed-case calibration
- Performance testing
- Access procedures
- Troubleshooting and alignment
- Parts lists
- Schematic diagrams

OPTIONS

1-2.

Three options are available for the 6082A:

1. 6080A-830 Rear Output and Modulation Input
2. 6080A-130 High Stability Reference (see Specifications)
3. 6080A-132 Medium Stability Reference (see Specifications)

Theory of operation and schematics for these options are contained in the Options section in the 6082A Service Manual.

Refer to the Giga-tronics catalog for price and ordering information. All three options are factory installable only.

INTRODUCTION AND SPECIFICATIONS

OBTAINING FACTORY SERVICE

1-3.

Factory authorized service for the Signal Generator is available at selected Fluke Technical Service Centers. For service, return the Signal Generator to the nearest Fluke Technical Service Center. The local service center will handle transportation to and from the selected service center as required. A complete list of Fluke Sales and Technical Service Centers is provided following the parts lists in Section 8.

To reship the Signal Generator, use its original shipping carton. If the original carton is not available, use a container that provides adequate protection during shipment. Protect the Signal Generator with at least three inches of shock-absorbing material on all sides of the container. Do not use loose fill to pad the shipping container. Loose fill allows the signal generator to settle to one corner of the shipping container, which could result in damage during shipment.

SPECIFICATIONS

1-4.

Table 1-1 lists specifications for the 6082A. Specifications are valid after a warm-up period of 20 minutes. Specifications remain valid after 2 years only if the 6082A is calibrated as described in this manual, and every 2 years or more frequently thereafter. In the specification table, dBc refers to decibels relative to the amplitude of the carrier.

Table 1-1. Specifications for Model 6082A

FREQUENCY		
Range: 100 kHz to 2112 MHz. (See Internal Modulation Oscillator for coverage from 0.1 Hz to 200 kHz.)		
Frequency Bands: The carrier frequency band endpoints are shown below.		
BAND DESIGNATION	APPROXIMATE CARRIER FREQUENCY BAND (MHz)	SPECIFIC CARRIER FREQUENCY BAND (MHz)
A	0.1 to 15	0.1 to 14.999,999
B	15 to 32	15 to 31.999,999
C	32 to 64	32 to 63.999,999
D	64 to 128	64 to 127.999,999
E	128 to 256	128 to 255.999,999
F	256 to 512	256 to 511.999,999
G	512 to 1056	512 to 1055.999,999
H	1056 to 2112	1056 to 2112

Resolution: 1 Hz
Display Resolution: 10 digits
Stability: Same as Internal Reference Oscillator

10 MHz INTERNAL REFERENCE OSCILLATOR
Type: Temperature Compensated Crystal Oscillator (TCXO)
Temperature Stability: Less than ± 1 ppm p-p over the range 0 to +50°C
Typical Aging Rate: Less than ± 1 ppm/yr
Reference Output: 10 MHz, >0 dBm for 50Ω load, available at the rear panel REF OUT connector.

PROVISION FOR EXTERNAL REFERENCE
 The rear panel REF IN connector accepts an external source of 10 MHz ± 10 ppm sine wave, 0.2 to 2.0V rms for a 50Ω load. One alternate external reference frequency setting of 1, 2, or 5 MHz is available at a time, through Special Function 761 or a remote command. The default alternate reference frequency is 5 MHz. See the Service Manual for setting internal DIP switches for use with a 1 or 2 MHz external reference.

AMPLITUDE
Range: +16 to -140 dBm for RF output frequency <1056 MHz.
 +13 to -140 dBm for RF output frequency >1056 MHz.
Resolution: 0.1 dB (0.1% or 1 nV in volts). Annunciators for dB, dBm, V, mV, μV, dBf, dBμV, dBmV, and EMF
Display Resolution: 3 1/2 digits

Accuracy (+23 to $\pm 5^\circ\text{C}$):

FREQUENCY (MHz)	AMPLITUDE IN dBm			
	+16	+13	-127	-140
0.1 to 0.4	← ±2 dB →		← ±3 dB →	
0.4 to 1056	← ±1 dB →		← ±3 dB →	
1056 to 2112	← ±1 dB →		← ±3 dB →	

INTRODUCTION AND SPECIFICATIONS

Table 1-1. Specifications for Model 6082A (cont)

Accuracy (0 to 50°C):		
FREQUENCY (MHz)	AMPLITUDE IN dBm	
	+16	+13
0.1 to 0.4	±2 dB	
0.4 to 1056	±1.5 dB	
1056 to 2112	±1.5 dB	
	-127	-140
	±3 dB	
	±3 dB	
	±3 dB	
Source SWR: <1.5:1 below +1 dBm <2.0:1 above +1 dBm Flatness (0 to 50°C): ±1.0 dB at +10 dBm Intermodulation Distortion (Amplitude of +4 dBm, CW only):		
FREQUENCY (MHz)	SPACING	
	1 kHz	25 kHz
0.1 to 128 MHz	-60 dBc	-75 dBc
128 to 512 MHz	-65 dBc	-75 dBc
512 to 2121 MHz	-65 dBc	-70 dBc
SPECTRAL PURITY (CW ONLY) Spurious Signals: <-100 dBc for offsets greater than 10 kHz and RF output frequency <1056 MHz. <94 dBc for offsets greater than 10 kHz and RF output frequency >1056 MHz. Fixed-frequency spurious signals for RF output frequency <1056 MHz are <-100 dBc or <-140 dBm, whichever is greater. Fixed-frequency spurious signals for RF output frequency >1056 MHz are <-94 dBc or <-140 dBm, whichever is greater. Harmonics: <-30 dBc for amplitudes less than +13 dBm at 1 to 2112 MHz. Subharmonics: <-45 dBc for RF output frequencies from 1056 to 2112 MHz. Power Line Spurious Signals (offsets less than 10 kHz): <-56 dBc for RF output frequencies <1056 MHz. <-50 dBc for RF output frequencies >1056 MHz.		
Residual FM: (NOTE 1)		
FREQUENCY BAND (MHz)	RESIDUAL FM	
	0.3 to 3 kHz	50 Hz to 15 kHz
0.1 to 15	0.2	0.4
15 to 32	0.2	0.4
32 to 64	0.2	0.4
64 to 128	0.2	0.4
128 to 256	0.4	0.5
256 to 512	0.7	1.0
512 to 1056	1.5	2.0
1056 to 2112	3.0	4.0
NOTE 1: Allowable operating modes CW, AM, FM (peak dev. <1.5% of max in operating band), ØM (same comment as FM), Pulse.		

Table 1-1. Specifications for Model 6082A (cont)

SSB Phase Noise: (NOTE 1)			
CARRIER FREQUENCY BAND (MHz)	OFFSET FREQUENCY		
	1 kHz (dBc/Hz)	20 kHz (dBc/Hz)	100 kHz (dBc/Hz)
0.1 to 15	-112	-137	-137
15 to 32	-124	-144	-144
32 to 64	-118	-143	-144
64 to 128	-112	-143	-144
128 to 256	-106	-140	-143
256 to 512	-100	-136	-142
512 to 1056	-94	-131	-138
1056 to 2112	-88	-125	-132

Residual AM (50 Hz to 15 kHz Band): < .01% (-80 dBc)

AMPLITUDE MODULATION

Depth Range: 0% to 99.9% for RF output level <+7 dBm

AM Resolution: 0.1%

AM Display: 3 digits

AM Accuracy: $\pm(2\% + 4\%$ of setting) for rate = 1 kHz and depth <90%

AM Distortion (Rate = 1 kHz) (NOTE 2): <1.5% THD to 30% AM
 <3% THD to 70% AM
 <5% THD to 90% AM

AM 3-dB Bandwidth (NOTE 2): AC-coupled AM, 20 Hz to 50 kHz
 DC-coupled AM, dc to 50 kHz

Incidental ϕ M: <0.20 radian at 1 kHz rate and 30% AM

FREQUENCY MODULATION (NOTE 3)

FM Display Ranges: 0 to 999 Hz Dev, 1 Hz Resolution
 and Resolution 1 to 9.99 kHz Dev, 10 Hz Resolution
 10 to 99.9 kHz Dev, 100 Hz Resolution
 100 to 999 kHz Dev, 1 kHz Resolution
 1 to 8.00 MHz Dev, 10 kHz Resolution

NOTE 2: AM specifications apply where (RF output frequency - mod frequency) is greater than 150 kHz.

NOTE 3: FM specifications apply where: (RF output frequency - deviation) >150 kHz and RF output frequency - mod rate) >150 kHz.

INTRODUCTION AND SPECIFICATIONS

Table 1-1. Specifications for Model 6082A (cont)

Maximum Deviation:				
FREQUENCY BAND (MHz)	MAXIMUM DEVIATION			
	DC-COUPLED FM	AC-COUPLED FM (the smaller of)		
		ABSOLUTE MAXIMUM	RATE LIMITED MAXIMUM	
			DEV ≥ 1/64 MAX	DEV < 1/64 MAX
0.01 to 15	500 kHz	500 kHz	fmod x 5000	fmod x 78
15 to 32	125 kHz	125 kHz	fmod x 1250	fmod x 19
32 to 64	250 kHz	250 kHz	fmod x 2500	fmod x 39
64 to 128	500 kHz	500 kHz	fmod x 5000	fmod x 78
128 to 256	1 MHz	1 MHz	fmod x 10000	fmod x 156
256 to 512	2 MHz	2 MHz	fmod x 20000	fmod x 312
512 to 1056	4 MHz	4 MHz	fmod x 40000	fmod x 625
1056 to 2112	8 MHz	8 MHz	fmod x 80000	fmod x 1250

FM Distortion:
Standard Mode: <2% for 0.5 to 1.0 times maximum deviation; <1% for <0.5 times maximum deviation. Applies for rates of 50 Hz to 50 kHz.
Low-Distortion Mode (Special Function 731): <0.3% for @ 3.5 kHz peak deviation and rates 0.3 to 3 kHz.
FM Accuracy: ±(5% of setting + 10 Hz) for rates of 50 Hz to 50 kHz
FM 3-dB Bandwidth:

DEVIATION	COUPLING	
	INTERNAL AC	EXTERNAL AC (DC)
0% to 25% Maximum	20 Hz to 175 kHz	20 Hz (dc) to 175 kHz
25% to 100% Maximum	20 Hz to 100 kHz	20 Hz (dc) to 100 kHz

Incidental AM: <1% depth for peak deviation <100 kHz at 1 kHz rate and carrier frequency >0.5 MHz
DC-Coupled FM Center Frequency Error, at 1 GHz, after dcFM internal cal, and without any FM range changes: <(0.1% of dev + 500 Hz)
Low-Rate External AC-Coupled FM (Special Function 711):

FREQUENCY BAND (MHz)	MAX DEV, IN kHz (AT 10 Hz RATE)	
	SINE WAVE	SQUARE WAVE
0.01 to 15	80	40
15 to 32	20	10
32 to 64	40	20
64 to 128	80	40
128 to 256	160	80
256 to 512	320	160
512 to 1056	640	320
1056 to 2112	1280	640

Table 1-1. Specifications for Model 6082A (cont)

Droop: <30% on a 5 Hz square wave
3-dB Bandwidth: 0.5 Hz to 100 kHz (typical)
Maximum DC Input: ±10 mV
Incidental AM: <1% AM at 1 kHz rate and <10 kHz deviation

PHASE MODULATION (NOTE 4)

Display Ranges: 0 to .999 radians
 1 to 9.99 radians
 10 to 99.9 radians
 100 to 800 radians

Display Resolution: 3 digits
Maximum Deviation:

FREQUENCY BAND (MHz)	MAXIMUM DEVIATION (RADIAN)
0.1 to 15	50
15 to 32	12.5
32 to 64	25
64 to 128	50
128 to 256	100
256 to 512	200
512 to 1056	400
1056 to 2112	800

High-Rate Phase Modulation Maximum Deviation (Special Function 721):

FREQUENCY BAND (MHz)	MAXIMUM DEVIATION (RADIAN)
0.1 to 15	5
15 to 32	1.25
32 to 64	2.5
64 to 128	5
128 to 256	10
256 to 512	20
512 to 1056	40
1056 to 2112	80

Accuracy: ±(5% of setting + 0.1 radian) at 1-kHz rate
Distortion (NOTE 5): <2% THD from maximum deviation to 1/2 max deviation, and <1% THD at 1/2 maximum deviation or less at 1-kHz rate.
3-dB Bandwidth: AC-coupled phase modulation, 20 Hz to 15 kHz
 DC-coupled phase modulation, dc to 15 kHz

NOTE 4: Phase modulation specifications are valid where (RF frequency - mod frequency) >150 kHz.
NOTE 5: Valid for rates from 50 Hz to 50 kHz in high-bandwidth mode. Does not include effects of residual phase noise.

INTRODUCTION AND SPECIFICATIONS

Table 1-1. Specifications for Model 6082A (cont)

High-Rate Phase Modulation 3-dB Bandwidth (Special Function 721):

AC-coupled phase modulation, 20 Hz to 100 kHz

DC-coupled phase modulation, dc to 100 kHz

Incidental AM (valid for $f > 500$ kHz): $<1\%$ AM at 1-kHz rate for peak deviation <10 radians.

PULSE MODULATION (For RF Output Frequencies >10 MHz)

On/Off Ratio: 80 dB minimum

Rise and Fall Times: <15 ns, 10% to 90%

Level Error: For pulse widths >50 ns, the power in the pulse is within ± 0.7 dB of the measured CW level.

Duty Cycle (External Modulation): 0 to 100%

Repetition Rate (External Modulation): DC to 10 MHz

Internal Modulation: Internal rates and widths

External Modulation: The pulse input is TTL compatible, terminated in 50Ω with internal active pull-up. It can be modeled as 1.2V in series with 50Ω at the pulse mod input connector. The instrument senses input terminal voltage and turns the RF OUTPUT off when the terminal voltage drops below 1 ± 0.1 V. The maximum allowable input is ± 10 V.

PULSE MODULATION (For RF Output Frequencies <10 MHz)

Rise and Fall Times: <2 times the period of the RF output frequency

Level Error: For pulse widths >10 times the period of the RF output frequency, the power in the pulse is within ± 0.7 dB of the measured CW level.

Other pulse specifications are the same as for the >10 MHz frequency range.

NONVOLATILE INSTRUMENT STATE MEMORY

50 instrument states are retained for typically 2 years, even with ac line power disconnected.

REVERSE-POWER PROTECTION

Protection Level: Up to 25 watts from a 50Ω source; up to 25V dc. RF OUTPUT is ac coupled. Protection is provided when the signal generator is turned off.

Trip/Reset: A flashing RF OFF annunciator indicates a tripped condition. Pressing RF ON/OFF button resets the signal generator.

IEEE-488 REMOTE CONTROL

Extent of Remote Control: All controls except the POWER, REF/INT EXT, and CAL/COMP switches are remotely programmable via the IEEE-488 Interface (Std. 488.2-1987). All status including the option complement are available remotely.

Interface Functions Supported: SH1, AH1, T5, TE0, L3, LE0, SR1, RL1, PP0, DC1, DT1, C0, and E2.

INTERNAL MODULATION SOURCE (Sine Wave)

Rates: 0.1 Hz to 200 kHz, key-selectable 400/1000 Hz

Display Ranges: 00.1 to 99.9 Hz

100 to 999 Hz

1.00 to 9.99 kHz

10.0 to 99.9 kHz

100 to 200 kHz

Frequency Resolution: 0.1 Hz or 3 digits

Frequency Accuracy: Same as reference oscillator ± 7 millihertz

Table 1-1. Specifications for Model 6082A (cont)

Output Level Range: 0 to 4V pk into 600 Ω

Output Level Resolution: 1 mV pk or 3 digits, whichever is greater.

Distortion: <0.15% THD for output levels >0.2V pk and modulation frequency <20 kHz.

Output Level Accuracy: $\pm(4\% + 15 \text{ mV})$ for modulation frequency <100 kHz.

Output Impedance: 600 $\Omega \pm 2\%$

Other Waveforms Available by Special Function:

- Square Wave (Special Function 752)
- Triangle Wave (Special Function 751)
- Pulse (Special Functions 758,759), width 100 ns to 1/Fmod in 100 ns or 3-digit increments, whichever is greater. Rate and width are coherent with signal generator time base.

EXTERNAL MODULATION

1V pk provides indicated modulation index. Nominal input impedance is 600 Ω . Maximum level is $\pm 5\text{V}$ pk.

MODULATION MODES

Any combination of AM, PULSE, and FM or \emptyset M, internal or external, may be used.

DIGITAL FREQUENCY SWEEP

Sweep Modes: Auto, single, or manual

Adjustable Parameters: Sweep symmetry, sweep speed, sweep width, and sweep increment.

Sweep Speed: Minimum 40 ms/increment selectable as (minimum + dwell time) where dwell time can be 0, 20, 50, 100, 200, or 500 ms, or 1, 2, 5, or 10s at each increment.

DIGITAL AMPLITUDE SWEEP

Sweep Type: Linear (volts) or logarithmic (dB)

Sweep Modes: Auto, single, or manual.

Adjustable Parameters: Sweep symmetry, sweep speed, sweep width, and sweep increment.

Sweep Speed: Minimum 30 ms/increment selectable as (minimum + dwell time) where dwell time can be 0, 20, 50, 100, 200, or 500 ms, or 1, 2, 5, or 10s at each increment.

SWEEP OUTPUT (AUX Connector Pin 5)

0 to +10V $\pm 10\%$, up to 4096 points in a stepped ramp, load >2 k Ω .

PEN LIFT OUTPUT (AUX Connector Pin 4)

TTL level, high during sweep retrace, load >2 k Ω .

GENERAL SPECIFICATIONS

Temperature: Operating, 0 to +50 $^{\circ}\text{C}$ (+32 to +122 $^{\circ}\text{F}$).

Nonoperating, -40 to +75 $^{\circ}\text{C}$ (-40 to +167 $^{\circ}\text{F}$).

Operating Humidity Range: 95% to +30 $^{\circ}\text{C}$, 75% to +40 $^{\circ}\text{C}$, and 45% to +50 $^{\circ}\text{C}$.

Operating Altitude: Up to 10,000 ft.

Vibration: Nonoperating, 5 to 15 Hz at 0.06 in, 15 to 25 Hz at 0.04 in, and 25 to 55 Hz at 0.02 in, double amplitude (DA).

Shock: Nonoperating, bench handling per MIL T 28800C Class 5, Style E.

Electromagnetic Compatibility: The radiated emissions induce <0.5 μV (at RF carrier frequency) into a 1-inch diameter, 2-turn loop, 1-inch from any surface as measured into a 50 Ω receiver.

INTRODUCTION AND SPECIFICATIONS

Table 1-1. Specifications for Model 6082A (cont)

Complies with Standards:

- CE03 of MIL-STD-461B (Power and interconnecting leads), 0.015 to 50 MHz.
- RE02 of MIL-STD-461B (14 kHz to 10 GHz).
- FCC Part 15, Class B.
- VDE 0871B
- CISPR 22

Size:	Width	Height	Depth
	43 cm	13.3 cm	59.7 cm
	17 in	5.25 in	23.5 in

Power Requirements: 100, 120, 220, or 240V, each $\pm 10\%$; 48-63 Hz; 200 VA, <15 VA in standby, with any options installed.

Weight: 30 kg (65 lbs).

OPTION -130 HIGH-STABILITY REFERENCE

Aging Rate: $\leq 5 \times 10^{-10}$ /day, after 21 days continuous operation.

Temperature Stability: $\leq 2 \times 10^{-10}$ /°C. (Oven remains powered in standby.)

OPTION -132 MEDIUM-STABILITY REFERENCE

Aging Rate: $\leq 1 \times 10^{-7}$ /month after 5 days continuous operation.

Temperature Stability: $\leq 1 \times 10^{-7}$ (0 to +50°C)

OPTION -830 REAR PANEL CONNECTORS

Moves connectors for MODULATION INPUT, MOD output, and RF OUTPUT to the rear panel. The front panel connector locations are covered with plugs.

SUPPLEMENTAL CHARACTERISTICS

The following characteristics are provided to assist in signal generator applications, and to describe some other aspects of typical performance.

Frequency Switching Speed: <100 ms to settle within 100 Hz

Amplitude Switching Speed: <100 ms to settle within 0.1 dB

Pulse Modulation Delay: 80 ns typical

Section 2 Theory of Operation

INTRODUCTION

2-1.

This section begins with a description of how the functional blocks of the Signal Generator operate and how the functional blocks interrelate. Detailed circuit descriptions presented in Section 6 expand on the theory discussion.

Theory of operation is presented in the following three major topics:

1. General Description

Briefly describes the Signal Generator's main functional sections.

2. Functional Description

Describes functional blocks of the Signal Generator and how they relate to the main output parameters: frequency, amplitude, and modulation.

3. Digital Controller Software Description

Gives an overview of the software and how it controls the hardware.

GENERAL DESCRIPTION

2-2.

The 6082A Synthesized RF Signal Generator is made up of the following four major sections:

1. The Front Panel section includes the display and keyboard for local operator interface control, including the primary controls, various external connectors, and indicators. All front panel keys and displays (except the main power switch) are monitored and handled by the A13 Controller PCA, which is housed in the output module.
2. The Synthesizer Module section includes four pca's that generate synthesized RF signals phase locked to a reference standard. The module also houses the modulation oscillator, which is the modulating source for internal AM, FM, ϕ M, and pulse.

THEORY OF OPERATION

3. The Output Module section includes circuitry to further refine and process synthesized RF signals. Included is circuitry for properly programming frequency, modulation, and level control. Digital control circuits, including the Controller PCA, are also housed in this module.

NOTE

The Synthesizer and Output module sections house the circuit boards that generate the instrument output signal. These metal, multi-compartmented enclosures shield the circuits, provide an isolation barrier to spurious signals, and isolate circuitry from the outside environment.

4. The Rear Panel section includes the power supply, cooling fan, various external connectors, fuse holder, and line voltage selector.

FUNCTIONAL DESCRIPTION

2-3.

The functional description provides a general overview of the major circuit blocks in the Signal Generator. This description explains how the blocks relate to one another, how they are controlled, and how they generate or use signals. Refer to Section 6, Troubleshooting and Repair, for component-level theory of operation.

The functional blocks of the Signal Generator described in this section are listed below:

- Frequency
- Frequency Modulation
- Internal Modulation Oscillator
- Phase Modulation
- Level Control
- Amplitude Modulation
- Pulse Modulation
- Power Supply
- Digital Controller Software Description

Frequency

2-4.

The output frequency (F_o) is programmable, with 1-Hz resolution, from 100 kHz to 2112 MHz. The band controls are programmed in eight bands determined by the output frequency (F_o). A coarse loop and subsynthesizer frequency are determined for each output frequency.

The coarse loop frequency and the instrument-specific compensation data determine the programming of the coarse loop steering digital-to-analog converter (dac), compensation dac, and voltage controlled oscillator (vco) control bits.

The subsynthesizer frequency and the instrument-specific compensation data determine the programming of the subsynthesizer compensation dac.

The output frequency and the instrument-specific compensation data generate the programming of the sum loop steering and compensation dac's.

The 100-kHz to 2112-MHz frequency coverage is divided into the eight bands shown in Table 2-1.

Table 2-1. Frequency Coverage Bands

BAND	FREQUENCY COVERAGE (MHz)
HET	0.1 to 14.999999
Divide-by-32	15 to 31.999999
Divide-by-16	32 to 63.999999
Divide-by-8	64 to 127.999999
Divide-by-4	128 to 255.999999
Divide-by-2	256 to 511.999999
Fundamental	512 to 1055.999999
X2	1056 to 2112

The Sum Loop VCO assembly produces a signal that ranges from 480 to 1056 MHz. This signal is divided by factors of 2 to produce the bands shown in Table 2-1. The HET band is produced by mixing 80.1 to 94.999999 MHz (from the Divide-by-8 band) with 80 MHz to produce 0.1 to 14.999999 MHz.

Three signals are combined in the Sum Loop PCA: the output of the Sum Loop VCO, the Coarse Loop output signal, and the 80 MHz signal from the FM PCA. These signals are combined as follows.

The first mixer combines the Sum Loop VCO PCA output (at the fundamental frequency, 480 to 1056 MHz) with the Coarse Loop frequency (576 to 960 MHz in 8 MHz steps) to produce a signal of 88 to 96 MHz. This signal is subsequently mixed with the 80 MHz signal from the FM PCA to produce 8 to 16 MHz. This 8 to 16 MHz signal is compared with an 8 to 16 MHz signal in 0.5 Hz steps that is derived on the Subsynthesizer VCO PCA. The comparison results in a dc control voltage that locks the loop.

If the Sum Loop output frequency is below 760 MHz, the FM and Subsynthesizer signals are subtracted from the Coarse Loop signal. If the Sum Loop output frequency is above 760 MHz, the FM and Subsynthesizer signals are added to the Coarse Loop signal.

The A2 Coarse Loop PCA contains the reference circuits and generates a 576-to 960-MHz signal in 8-MHz steps. The main reference frequency for the Signal Generator is a 40-MHz crystal oscillator. This oscillator is phase locked to either an internal 10-MHz TCXO or to an external reference. Either a 10-MHz (default) or an alternate 5-, 2-, or 1-MHz external reference may be selected by special function. (The setting of 5-, 2-, or 1-MHz for the alternate external reference is selectable by setting a switch on the Coarse Loop PCA. Its default is 5 MHz.) The Coarse Loop PCA doubles the 40-MHz reference frequency to 80 MHz. This frequency is the local oscillator for the HET band and is divided to 20 MHz for use as the reference for the A14 FM PCA.

The Coarse Loop generates the 576- to 960-MHz signal using a combination of phase lock and delay line discriminator frequency control circuitry to produce a low phase noise signal. The delay line is a 125-ns cable contained in the module.

THEORY OF OPERATION

The Subsynthesizer generates a 16- to 32-MHz signal with 1 Hz resolution. This is further divided on the Sum Loop PCA to 8 to 16 MHz. The subsynthesizer generates fine frequency steps using a modified N-divider loop with a single-sideband (SSB) mixer in the feedback path.

The reference frequency for the loop is 1 MHz, which would normally provide 1-MHz steps in a conventional N-divider loop. However, by using pulse deletion, which is controlled by a rate multiplier, the resolution is extended to 10 kHz. Additional resolution is gained by introducing a 10- to 20-kHz signal in a SSB mixer. This signal is produced by a gate array, which contains a 14-bit rate multiplier.

The A14 FM PCA generates an 80-MHz signal that can be frequency modulated.

Frequency Modulation

2-5.

The output signal is modulated by either the internal modulation oscillator or an external frequency source. Modulation rates can be varied from dc to 200 kHz, and the following modes of frequency modulation can be selected:

- Normal ac FM

Bandwidth from 20 Hz to 200 kHz.

- Low-rate FM

Certain applications require FM at very low modulation rates but cannot accept the FM loop unlocked condition associated with the dc FM mode. Bandwidth is enabled down to 0.5 Hz, however, maximum deviations are limited.

- DC FM

This mode allows the RF output signal to be frequency modulated by a dc signal. Maximum deviations can still be realized; however, the modulation loop oscillator is not locked to the Signal Generator's main timebase. When dc FM is enabled, the FM oscillator's center frequency (80 MHz) is set to the previously locked center frequency (± 1 kHz) by an automatic zeroing circuit in conjunction with a software routine. This search for an FM loop correction voltage is called a dc FM cal cycle. The front panel displays the word "PAUSE" during this time. The time required to perform a cal cycle is determined by the internally selected FM deviation band (deviations in excess of 250 kHz can take a cal cycle up to 5 seconds). While dc FM is enabled, the RF output frequency slowly drifts with time.

- Low-distortion mode

This mode provides the optimum phase noise-to-distortion performance at 3.5 kHz FM deviation at modulation frequencies of 300 Hz to 3 kHz.

Refer to Section 6E for more detailed information about frequency modulation.

Frequency modulation (FM) is programmable to three digits of resolution through six deviation ranges. The maximum programmable FM deviation depends on the RF frequency output. Deviation up to 4 MHz is possible (see Table 2-2, FM Band Limits) on the high RF band. The input modulating signal is level programmed using a 12-bit FM dac and then routed through two different paths for correct ranging. The two paths, high rate and low rate, are required for flat frequency response. These modulating signals are then summed into a phase-locked loop (PLL) circuit.

Table 2-2. FM Band Limits (Normal AC-Coupled FM Mode)

FREQ BAND FM BAND	1056 to 2112 MHz	512 to 1056 MHz	256 to 512 MHz	128 to 256 MHz	64 to 128 MHz and 0.1 to 15 MHz	32 to 64 MHz	15 to 3 MHz
6	8.00 MHz 2.10 MHz	4.00 MHz 1.01 MHz	2.00 MHz 501 kHz	1.00 MHz 251 kHz	500 kHz 126 kHz	250 kHz 62.6 kHz	125 kHz 31.3 kHz
5	2.00 MHz 501 kHz	1.00 MHz 251 kHz	500 kHz 126 kHz	250 kHz 62.6 kHz	125 kHz 31.3 kHz	62.5 kHz 15.7 kHz	31.2 kHz 7.82 kHz
4	500 kHz 126 kHz	250 kHz 62.6 kHz	125 kHz 31.3 kHz	62.5 kHz 15.7 kHz	31.2 kHz 7.82 kHz	15.6 kHz 3.91 kHz	7.81 kHz 1.96 kHz
3	125 kHz 31.3 kHz	62.5 kHz 15.7 kHz	31.2 kHz 7.82 kHz	15.6 kHz 3.91 kHz	7.81 kHz 1.96 kHz	3.90 kHz 977 Hz	1.95 kHz 489 Hz
2	31.2 kHz 7.82 kHz	15.6 kHz 3.91 kHz	7.81 kHz 1.96 kHz	3.90 kHz 977 Hz	1.95 kHz 489 Hz	976 Hz 245 Hz	488 Hz 123 Hz
1	7.81 kHz 0 Hz	3.90 kHz 0 Hz	1.95 kHz 0 Hz	976 Hz 0 Hz	488 Hz 0 Hz	244 Hz 0 Hz	122 Hz 0 Hz
0	CW MODE						

The PLL circuit is made up of four major sections: an 80-MHz oscillator, two programmable dividers, two selectable phase detectors, and a loop amplifier. These circuits, including the two modulating signal paths, are located on the A14 FM PCA.

The first of these sections is the 80-MHz oscillator. The 80-MHz FM oscillator has two selectable deviation modes to cover the deviation ranges. These deviation modes are:

1. The low (low noise) deviation mode. In this mode the oscillator runs in the high-Q mode.
2. The high-deviation mode. In this mode the tuning sensitivity of the oscillator is increased causing a higher level of phase noise. A linearizer circuit is added to the loop at higher deviation ranges to maintain low distortion.

The second PLL section consists of two programmable divider networks. These networks supply the needed frequencies for the phase detectors. One network divides the reference frequency while the other network divides the oscillator frequency. Both frequencies are divided by a predetermined amount depending on the FM mode and deviation range.

THEORY OF OPERATION

The third PLL section consists of two selectable phase detector circuits. Only one of two phase detectors is active at any time. One of these is a standard dual flip-flop phase detector used in low deviation bands. The other is a N-PI phase detector (that uses a up/down counter and a dac), which allows a large amount of deviation at low modulating rates. The phase detectors produce output signals that are related to the phase relationship of the divided FM oscillator to the divided reference frequency. The output is then applied to the loop amplifier.

The fourth section in the PLL circuitry. The loop amplifier forms Control circuits select the loop amplifier's feedback path to control the phase-locked bandwidth. The output of the amplifier feeds through a low-pass filter before completing the loop back to the 80-MHz oscillator as the loop-control voltage.

Internal Modulation Oscillator

2-6.

The modulation oscillator operates as either a direct digital synthesizer (DDS) or as a pulse generator. Both functions are implemented in a custom integrated circuit and are synthesized from the main reference frequency source of the Signal Generator.

The DDS is the modulating source for internal AM, FM, and ϕ M. It can digitally synthesize sine, triangle, and square waveforms at a specified modulating frequency.

The DDS wave generator frequency can be varied from 0.1 Hz to 200 kHz at a resolution of 0.1 Hz. The oscillator is based on an algorithmic wave generation method. This method provides a very accurate and stable signal source of high purity and low harmonic distortion level. The waveform data generated by the algorithm is stored in two EPROMs.

As mentioned earlier, the modulation oscillator can also be configured as a pulse generator whose pulse width and repetition rate are programmable. In the pulse generation mode, frequency can be programmed from 10 Hz to 200 kHz, which results in a pulse period of 100 ms through 500 μ s. The pulse width can be set from 100 ns to 100 ms with a resolution of 100 ns.

The modulator oscillator output signals are available at the front panel MOD OUTPUT BNC connector.

Refer to Section 6F for more information about the internal modulation oscillator.

Phase Modulation

2-7.

Phase modulation (ϕ M) is programmable with three digits of resolution in six ranges. Phase modulation is internally normalized to 10 kHz, then programmed as FM deviation. The ϕ M index is multiplied by 10 kHz (regardless of the modulation frequency) to get the equivalent FM deviation. Refer to Table 6E-2 (Section 6E) to determine the FM dac and range settings from this equivalent FM deviation.

The maximum programmable phase modulation deviation is dependent on the RF output frequency. Regardless of the output frequency, phase modulation deviations up to 800 radians may be entered. However, the STATUS indicator blinks and the FM dac clamps at full scale if the entry is beyond the allowed upper limit for that frequency band. The maximum programmable phase modulation deviation in each frequency band is listed in Section 4C of the Operator Manual.

Phase modulation is achieved by reconfiguring the modulation circuits to cause a true phase modulation response for both internal and external modulation inputs. The display is correspondingly changed to indicate deviation in radians. Two modes are available: large deviation at a limited bandwidth and limited deviation for a higher rate bandwidth.

Output/Level Control

2-8.

Two separate circuits provide output/level control: a step attenuator and a vernier level dac. The A35 Attenuator/RPP Assembly provides coarse level control in 6.02-dB steps. Fine level control is provided by a vernier level dac (level-control multiplying dac) that varies the leveling-loop control voltage. The controller microprocessor automatically controls the step attenuator and the multiplying factor of the vernier level dac so that it corresponds to the programmed signal level. The multiplying factor also includes level correction information to compensate for the Signal Generator frequency response.

Level correction data for both the A31 Output PCA and the A35 Attenuator/RPP Assembly is stored in the compensation memory located on the A13 Controller PCA. The level correction data is based on measurements taken of each assembly during level compensation of the Signal Generator.

The level correction data is applied only to the vernier level dac and does not affect the coarse level control provided by the Attenuator/RPP Assembly. In other words, all Signal Generators have the same attenuator pads inserted at a selected level even though the correction data differs for each Signal Generator.

To improve level accuracy in relation to temperature, the Signal Generator software compensates for temperature variations. This method of compensation relies on data that remains constant for all Model 6082A Signal Generators.

Amplitude Modulation

2-9.

A 12-bit multiplying AM dac programs the amplitude modulation depth from 0 to 99.9% with 0.1% resolution. A nominal setting of 3330 on the AM dac corresponds to 99.9% AM depth.

The AM dac receives a 1V peak modulating signal from the internal modulation oscillator or from the external MOD INPUT connector. The A13 Controller PCA calculates the multiplying factor of the dac signal and sums it with a fixed dc reference voltage. The multiplying factor of the dac corresponds to the programmed percentage of modulation.

The dc-plus-modulation composite signal is then summed with the leveling loop-control voltage of the level dac. The automatic level control (ALC) circuitry modulates the RF signal's amplitude by forcing the RF amplitude to track the loop-control voltage.

Refer to Section 6D for more information about amplitude modulation.

Pulse Modulation

2-10.

Two single-pole double-throw GaAs FET switches located at the input to the output amplifier act as a pulse modulator, and are also used for signal routing for het band operation. These switches are controlled by the internal modulation oscillator or by an external signal, and provide a very fast, high ON/OFF ratio RF pulse.

Power Supply

2-11.

The power supply provides +15V, -15V, +5V, +37V, +30V, +24V, +23.4V dc, and 6V ac to the Signal Generator. All the supplies are series-pass regulated except the 6V ac display-filament supply. A fuse/filter/line-voltage selector allows the Signal Generator to operate from 100, 120, 220, or 240V ac.

Refer to Section 6A for more information about the power supply.

DIGITAL CONTROLLER SOFTWARE DESCRIPTION

2-12.

A 68HC000 microprocessor located on the A13 Controller PCA executes the Signal Generator software, which is stored in 512K bytes of ROM. The program stack and RAM variables are stored in 64K bytes of static RAM. 8K bytes of battery-backed CMOS RAM are available: 4K bytes act as a nonvolatile memory for front panel setups (instrument state memory), and 4K bytes are used for calibration/compensation data. In addition, an 8K byte EEPROM contains a redundant copy of the calibration/compensation data. The Controller PCA software performs the following general functions:

- Services the front panel and the IEEE-488 Interface.
- Configures the hardware to produce the required output then applies calibration and compensation data to optimize the performance.
- Implements a set of self test and diagnostic functions.

Refer to Section 6B for more detailed information about the digital controller.

User Interface

2-13.

The software operating system allows several tasks to operate in a round-robin fashion. Input and output to both the front panel and the IEEE-488 Interface execute at a higher priority and are handled as interrupt routines.

At power-on, the software performs a self test and initializes both the RAM and the RF hardware. Four tasks are continuously in operation:

- Diagnostic service task
- Front panel key task
- Knob task
- IEEE-488 task

The diagnostic service task monitors the instrument status signals. The front panel key task, knob task, and IEEE-488 task process user input. A fifth task controls the RF output when a frequency or amplitude sweep is active. A sixth task is activated only when needed to process certain STATUS (out-of-range or malfunction) or REJ ENTRY (rejected entry) conditions that cause the display to flash. A seventh task is activated when the automatic user compensation procedures have been initiated.

Calibration/Compensation Memory

2-14.

The calibration/compensation memory contains the instrument-specific compensation data for the coarse loop compensation dac, coarse loop steering dac, sum loop compensation dac, sum loop steering dac, subsynthesizer compensation dac, the Output assembly, and the Attenuator/RPP Assembly. In addition, the calibration/compensation memory stores the AM, FM, level, and reference oscillator calibration data. Since the integrity of this data is crucial to the performance of the Signal Generator, redundant copies of the data are kept in two separate nonvolatile memory ICs.

Hardware and software protection schemes guard against accidental erasure of calibration/compensation data. The rear panel switch (labeled CAL/COMP) must be set to the 1 (ON) position before updating the calibration/compensation memory.

The calibration/compensation memory self test verifies the CRC checksums of each data segment. A detailed report of the compensation memory status can be interrogated from the front panel or the IEEE-488 interface. If the self-test detects errors, the Signal Generator uses only the valid data segments. See Appendix F for the compensation memory status codes.

Self Test

2-15.

The Signal Generator automatically performs a self test of all circuits at power-on. If the instrument fails any of these self tests, the test results automatically display as error codes. Several special functions are available for additional tests. (See "Self Test Description" in Section 6.) Also, the microprocessor continuously monitors hardware status signals. (See Appendix E for self test codes.)

Status Signals

2-16.

Software continuously monitors the status of the rear panel REF EXT/INT reference switch. Depending on the position of this switch, the EXTREF annunciator on the front panel lights or stays off, and the Signal Generator configures itself for internal or external reference.

The RF output of the Signal Generator is usable, but it is not necessarily calibrated if the STATUS indicator is steadily lit. The STATUS indicator blinks on and off to indicate an unusable output due to a severe overrange condition or a circuit failure. See Appendices C and D for a listing of rejected entry and STATUS codes.



Section 3 Performance Tests

INTRODUCTION

3-1.

The information in Section 3 describes the performance tests for the key parameters of the Model 6082A Synthesized RF Signal Generator.

The Signal Generator specifications as listed in Section 1 are used as the performance standard. These closed-case performance tests may be used as:

- An acceptance test upon receipt of the instrument.
- An indication that repair and/or calibration is required.
- A performance verification after completing repairs or calibration of the instrument.

Individual performance tests can also be used as troubleshooting aids.

Warm up the Signal Generator being tested, called the UUT for Unit Under Test throughout this section, with all covers in place for at least two hours before beginning the performance tests.

Fluke recommends that closed-case calibration (as described in Section 4) be performed at 2-year intervals.

TEST EQUIPMENT

3-2.

Table 3-1 lists the recommended test equipment for performance testing, adjustment procedures, and for troubleshooting the Signal Generator. A two-turn loop is shown in Figure 3-1.

POWER-ON TEST

3-3.

Every time you turn on the power, the 6082A executes built-in self test routines.

REQUIREMENT:

The Signal Generator must successfully pass the self test.

PERFORMANCE TESTS

Table 3-1. Recommended Test Equipment

INSTRUMENT NAME	MINIMUM REQUIREMENT	MANUFACTURER DESIGNATION	NOTES 1
DVM	5 1/2-Digit, 0.3% dc to 20 kHz	JF 8840A-09	A,P
DMM	3 1/2-Digit, 1% dc and 1 kHz	JF 8020B	A,P,T
RMS Voltmeter	10 Hz to 20 MHz, low noise	JF 8922A	
Wideband Amplifier	>25-dB gain, 0.1 to 1300 MHz NF < 9 dB.	HP 8447D-010	P
RF Spectrum Analyzer	0.1 to 2.9 GHz	HP 71100A	P,T
Oscilloscope	Four-trace 300 MHz, 5-mV/Div	TEK 2465-11	T,P
FET Probe	DC to 900 MHz	TEK 6201	T
500Ω Probe	DC to 3.5 GHz, 10X	TEK P6156	T,A
RF Voltmeter	0.01 to 700 MHz, 0.01 to 3V +/- 10%	HI RF 801	T 2
Frequency Counter	0.1 to 1050 MHz; 10 Hz res; 0.1V	JF 7220A	A,P,T
Modulation Analyzer	Input: 0.15 to 1300 MHz, 0 to +20 dBm AM: 10 to 90%, +/- 1%, FM: 0.1 to 100 kHz dev +/- 1%, External LO capability	HP 8901A w/Option -003	A,P,T
Distortion Analyzer	1 to 10% range, +/- 1 dB, 400 Hz and 1 kHz	HP 339B	A,P,T
Power Meter	Instrumentation accuracy <+/-1%	HP 436A	A,P,T
Power Sensor (High Level)	-30 to 20 dBm; VSWR < 1.2 for 0.4 to 1 MHz, < 1.1 for 1 to 2000 MHz, < 1.3 for > 2000 MHz	HP 8482A	
Power Sensor (Low Level)	-67 to -20 dBm; VSWR < 1.4 for 10 to 30 MHz < 1.15 for 30 to 2100 MHz	HP 8484A	
Attenuator, 60, 13 dB	0.1 to 2100 MHz VSWR < 1.15	Narda 777C	P 4
LF Synthesized Signal Generator (LFSSG)	10 Hz to 11 MHz, 10 Hz steps, 1V pk, spurs and harmonics <-50 dB	JF 6011A	A,P
Amplifier	1.3 to 2.1 GHz	PSC-F864M (Cain-White)	P
RF Spectrum Analyzer (Intermod)	0.1 to 1.6 GHz	HP 8568	P
HF Synthesized Signal Generator (HFSSG) (Low Residual)	0.1 to 2112 MHz	JF 6082A	P,T

Table 3-1. Recommended Test Equipment (cont)

INSTRUMENT NAME	MINIMUM REQUIREMENT	MANUFACTURER DESIGNATION	NOTES 1
Dynamic Signal Analyzer		HP 3561A	P
3-dB Hybrid	25-dB isolation 30 MHz to 2.5 GHz	Anzac H-183-4	P
6-dB Resistive Combiner	DC to 2.5 GHz	Weinschel 1506A	P
Frequency Standard	House standard, 10 MHz	---	A,P
Test Cable	Dual pin to BNC	JF 732891	A,T
Coaxial Adapter	50 Ω Type"N"(m) to BNC(f)	JF Y9308	A,P,T
Service Adapter	50 Ω Module output to SMA	JF 744177	T
Two-Turn Loop	For leakage test (See Figure 3-1)	Home-built	P,T 3
VSWR Bridge	10 to 2000 MHz	Wiltron 60N50	P
50 Ω Termination	Type "N"	JF Y9317	P
Coaxial Cable, 50 Ω	3 ft, BNC both ends	Y9111	A,P,T
Coaxial Cable, 50 Ω	6 ft, BNC both ends	Y9112	A,P,T
Electric Screwdriver	Set to 7 inch-pounds torque	Jergens- CL6500/CLT50	A,T
Variable Power Supply	0 to 30V dc	Lambda	T
Measuring Receiver Set	10 to 1300 MHz	HP 8902A	P
Microwave Converter	1.3 to 2.1 GHz	HP 11793A	P
Sensor Module	0.1 to 2600 MHz	HP 11722A	P
Pulse Generator	50-ns pulse width, 10-MHz repetition rate	HP 8012B	P
BNC Termination	50 Ω	Midwest Microwave 2048M	P
Detector	3-GHz bandwidth, 5-ns rise time	Krytar D101	P
Phase Noise Measurement System		HP 3048A	P
Tuning Tool	0.025-inch square drive	Johanson #4192	
NOTES:			
1. A = Adjustment; P = Performance Test; T = Troubleshooting.			
2. Helper instruments.			
3. Two-Turn, 1-inch diameter loop made of #18 enamel wire soldered to a BNC connector.			
4. VSWR verified and actual attenuation calibrated to +/- 0.2 dB by the operator at application frequencies.			




Figure 3-1. Two-Turn Loop

REMARKS:

Two self test routines are available. One test is the normal power-on self test (also invoked with SPCL 02), which does not allow RF power above -140 dBm to be present at the RF OUTPUT connector. The second test is a more complete, extended self test (invoked with SPCL 06). This extended test does allow RF levels up to -20 dBm to be present at the RF OUTPUT connector. The normal self test begins each time the Signal Generator is turned on. Press any of the FUNCTION keys or the CRL/LCL key to abort the test.

PROCEDURE:

1. Start the test with the power off.
2. Press the POWER switch to the ON position.

The Signal Generator automatically starts the self test. This 5 second test includes lighting all indicators and every segment of the display.

If the Signal Generator fails any portion of the self test, failure codes appear in the four display fields. See Appendix E for an interpretation of self test status codes.

If the Signal Generator passes the self test, it automatically returns to the default state.

3. Begin the extended self test by entering SPCL 06.

The Signal Generator automatically starts the self test. This 5 second test includes lighting all indicators and every segment of the display.

If the Signal Generator fails any portion of the extended self test, failure codes appear in the four display fields. See Appendix E for an interpretation of self test status codes.

If the Signal Generator passes the self test, it automatically returns to the default state.

FREQUENCY ACCURACY TEST

3-4.

The internal time base is compared to a frequency standard.

REQUIREMENTS:

The frequency of the UUT time base is within the specified limits.

TEST EQUIPMENT:

- Frequency standard
- Frequency counter

PROCEDURE:

1. Connect the frequency standard output to the 10 MHZ REF IN connector on the frequency counter and switch the counter to EXT REF.
2. Switch the UUT to internal reference.
3. Connect the UUT REF OUT connector to the frequency counter CHANNEL A input connector.
4. Verify that the counter displays 10 MHz \pm 10 Hz.

SYNTHESIS TEST

3-5.

A frequency counter operating on a common reference with the Signal Generator measures the Signal Generator RF output frequency at several programmed frequencies.

REQUIREMENT:

The Signal Generator's measured and programmed frequencies agree within \pm 1 count.

TEST EQUIPMENT:

- Frequency counter

REMARKS:

If the UUT fails this test, the frequency synthesis circuitry is probably at fault.

PROCEDURE:

1. Connect the UUT 10 MHz OUT to the frequency counter 10 MHz REF IN connector, and connect the UUT RF OUTPUT to the frequency counter input.

PERFORMANCE TESTS

2. Set the UUT REF INT/EXT switch to INT.
3. Program the UUT to RCL 98.
4. Program the UUT frequency to 111.111111 MHz.
5. Program the UUT frequency step size to 111.111111 MHz.
6. Verify that the reading on the frequency counter agrees with the UUT frequency ± 1 count as the frequency is stepped from 111.111111 to 999.999999 MHz.

HIGH-LEVEL ACCURACY TEST

3-6.

The output power is measured using a power meter at various frequencies. First the step attenuator is set for zero attenuation, then each attenuator section is individually programmed. Finally, the output level accuracy and attenuator section errors are computed.

If a measuring receiver is available for level testing, proceed directly to the Alternate Level Accuracy Test procedure further on in this section.

TEST EQUIPMENT:

- Power meter
- Power sensor (high level)

REQUIREMENT:

The output level accuracy, the attenuator section errors, and the sum of the attenuator section errors at each test frequency are:

- < ± 1.0 dB from 0.4 to 2112 MHz at $+25 \pm 5^\circ\text{C}$
- < ± 2.0 dB from 0.1 to 0.4 MHz

REMARKS:

If the UUT fails this performance test, it requires calibration or repair. Possible problem areas (if no power-on status codes are present) include the A31 Output PCA, the A21 Attenuator PCA, or the A7 Relay Driver PCA.

The test frequencies of this procedure provide reasonable confidence of the amplitude accuracy of the UUT. However, additional test frequencies may be included in this test.

This test verifies the high-level accuracy of the Signal Generator and checks that the amplitude correction factors for the individual attenuator sections are correct. This high-level accuracy test, in conjunction with the mid-level accuracy and low-level accuracy tests, verifies the overall level performance of the UUT.

NOTE

To test attenuator sections 4 through 7, program the 6082A Signal Generator to -12 dBm, and enter the following:

PROCEDURE:

1. Calibrate and zero the power meter.
2. Program the UUT to RCL 98.
3. Connect the power sensor to the UUT RF OUTPUT.
4. Program the UUT to the levels and frequencies shown below, and verify that the errors are less than the requirement.

LEVEL FREQUENCY

+16 dBm 0.4, 1, 5, 14, 20, 40, 80, 160, 320, 512, 550, 640 700, 850, 950, and 1055.999999 MHz

+16 dBm 0.1, 0.25, 0.399999 MHz

+13 dBm 1056, 1200, 1350, 1500, 1650, 1800, 1950, and 2112 MHz

5. Program the UUT frequency to 0.1 MHz and +12 dBm.
6. Select each attenuator section by programming the UUT amplitude to the levels shown in Table 3-2 and by using SPCL 923 through SPCL 926, and record the measured power at each level.
7. Compute the output power error for each programmed level of Table 3-2 by subtracting the programmed power in dBm from the measured power in dBm. These errors must not exceed the requirement stated above.

Table 3-2. High-Level Accuracy Test Conditions

ATTENUATION SECTION NOMINAL		OUTPUT POWER		ERROR (dB)	SECTION ERROR (dB)	LIMIT (dB)
		PROGRAMMED LEVEL (dBm)	MEASURED POWER (dBm)			
0	0	+12	M0	M0- 12	M0 -12	See test requirements
1	6	+6	M1	M1-6	-M0+M1+6	
2	12	0	M2	M2-0	-M0+M2+12	
3	24	-12	M3	M3-12	-M0+M3+24	
4	24	-12	M4	M4-12	-M0+M4+24	
5	24	-12	M5	M5-12	-M0+M5+24	
6	24	-12	M6	M6-12	-M0+M6+24	
7	24	-12	M7	M7-12	-M0+M7+24	
					Sum of Errors	

PERFORMANCE TESTS

8. Subtract the measured power for section zero from the sum of the measured power for that section plus the nominal attenuation for that section. This is done for attenuator sections 1 through 7 only. (Example, $(-M_0+M_1+6)$ for section 1.) The eight section errors and their sum must not exceed the requirement. Table 3-3 shows the parameters of the high-level accuracy test.

Table 3-3. High-Level Accuracy Test Conditions Sample

ATTENUATION SECTION NOMINAL		OUTPUT POWER		ERROR (dB)	SECTION ERROR (dB)	LIMIT (dB)
		PROGRAMMED LEVEL (dBm)	MEASURED POWER (dBm)			
0	0	+12	+12.2	+0.2	+12.2-12.0	= +0.2
1	6	+6	+05.9	-0.1	-12.2+5.9+6	= +0.3
2	12	0	-00.1	-0.1	-12.2-0.1+12	= -0.3
3	24	-12	-12.1	-0.1	-12.2-12.1+24	= -0.3
4	24	-12	-11.8	+0.2	-12.2-11.8+24	= +0.0
5	24	-12	-12.0	+0.0	-12.2-12.0+24	= -0.2
6	24	-12	-12.1	-0.1	-12.2-12.1+24	= -0.3
7	24	-12	-11.9	+0.1	-12.2-11.9+24	= -0.1
					Sum of Errors	= -0.7

9. Repeat steps 4 through 7 with the UUT programmed to each of the following frequencies:

1, 5, 14, 20, 40, 80, 160, 320, 550, 640, 700, 850, 950, 1056, 1300, 1600, 1900, and 2112 MHz

Table 3-3 is an example of this procedure in which the measured power and the error calculations are shown. This example is for one frequency, and these measurements and calculations are repeated at other frequencies. In this case, the section errors and the sum of the section errors are within the test limits; therefore, the unit passed the high-level accuracy test.

MID-LEVEL ACCURACY TEST

3-7.

The level accuracy is verified using a power meter with a low-level power sensor. This verification is done from -24 to -66 dBm at frequencies of 10, 14, 20, 40, 80, 160, 320, 550, 640, 700, 850, 950, 1056, 1300, 1600, 1900, and 2112 MHz.

REQUIREMENT:

Amplitude accuracy is:

$$< \pm 1.0 \text{ dB from 10 to 2112 MHz @ } +25 \pm 5^\circ \text{C}$$

TEST EQUIPMENT:

- Power meter
- Power sensor (low level)

REMARKS:

The mid-level accuracy test, in conjunction with the high-level accuracy test and the low-level accuracy test, verifies the overall level performance of the UUT.

If the UUT fails this test after passing the high-level accuracy test, problems with the A21 Attenuator PCA or the A7 Relay Driver PCA are indicated.

Use the UUT RF OUTPUT ON/OFF control when zeroing the power meter.

PROCEDURE:

1. Program the UUT to RCL 98, 10 MHz, and -24 dBm.
2. Calibrate the power meter.
3. Zero the power meter.
4. Connect the power meter and power sensor to the UUT RF OUTPUT.
5. Measure the UUT output power (in dBm) with the power meter. The output should agree with the programmed level to the Amplitude Accuracy Requirement.
6. Repeat step 5 for levels of -30, -36, -42, -48, -54, -60, and -66 dBm.
7. Repeat steps 5 and 6 for frequencies of 14, 20, 40, 80, 160, 320, 550, 640, 700, 850, 950, 1056, 1300, 1600, 1900, and 2112 MHz.

LOW-LEVEL ACCURACY TEST**3-8.**

An RF spectrum analyzer and amplifier are used to verify the UUT level accuracy at -127 dBm and -140 dBm at frequencies of 10, 14, 20, 40, 80, 160, 320, 550, 640, 700, 850, 950, 1056, 1300, 1600, 1900, and 2112 MHz.

REQUIREMENT:

Amplitude accuracy is:

- < ± 1.0 dB from 10 to 2112 MHz for levels to -127 dBm at $+25 \pm 5^\circ\text{C}$.
- < ± 3.0 dB from 10 to 2112 MHz for levels between -127 dBm and -140 dBm.

TEST EQUIPMENT:

- 0.1 to 1300 MHz amplifier
- 1.3 to 2.1 GHz amplifier
- 60-dB attenuator
- 13-dB attenuator
- RF spectrum analyzer
- Power meter
- Power sensor (low level)

PERFORMANCE TESTS

REMARKS:

The low-level test, in conjunction with the mid-level accuracy test and the high-level accuracy test verifies the overall level performance of the UUT.

If the UUT fails this test after passing the high-level accuracy test and the mid-level accuracy test a problem in the A21 Attenuator PCA, the A7 Relay Driver PCA, or a leak-around problem in the attenuator assembly is indicated. The problem may be caused by loose connectors, loose screws, damaged or misplaced gaskets, or a broken feedthrough filter.

Use the UUT RF OUTPUT ON/OFF control when zeroing the power meter.

PROCEDURE:

1. Program the UUT to RCL 98, 10 MHz, and -67 dBm.
2. Calibrate, then connect the power meter (with low-level power sensor) to the UUT RF OUTPUT.
3. Zero the power meter.
4. With the power meter, measure the UUT output power (in dBm) and record the measurement as the variable P.
5. Connect the UUT RF OUTPUT through the 60-dB attenuator and connect the 0.1 to 1300 MHz amplifier to the input of the RF spectrum analyzer. Use well shielded cables to avoid leakage that could affect the measurement.
6. Adjust the RF spectrum analyzer to display the signal, using a resolution bandwidth of 1 kHz and a vertical display of 1 dB/Div.
7. Adjust the reference level so that the response is at a convenient reference point on the display (e.g., 2 dB below top scale). This signal response corresponds to a level of (P-A) dBm, where A is the value of the 60-dB attenuator.
8. Program the UUT to a level of -127 dBm, remove the 60-dB attenuator, and note the difference in the resulting response on the RF spectrum analyzer from the previous response (P-A). The actual UUT output level is (P-A) plus this difference and should agree with the programmed level within the requirement.
9. Repeat steps 1 through 8 adding another 13-dB attenuator (total 73 dB) to the UUT RF OUTPUT, and dial the Signal Generator level to -140 dBm. It may be necessary to reduce the spectrum analyzer resolution bandwidth.
10. Repeat steps 1 through 9 for frequencies of 14, 20, 40, 80, 160, 320, 550, 640, 700, 850, 950, and 1056 MHz.
11. Replace the 0.1 to 1300 MHz amplifier with the 1.3 to 2.1 GHz amplifier and repeat steps 6 through 9 for frequencies 1300, 1600, 1900, and 2112 MHz.

ALTERNATE LEVEL ACCURACY TEST**3-9.**

A measuring receiver is used to verify the UUT level accuracy at various amplitude and frequency settings that test all level ranges of the UUT on all RF bands. This test is an alternate method that replaces the previous three low-level, mid-level, and high-level accuracy tests.

REQUIREMENTS:

Amplitude accuracy is:

- <±1 dB from 0.4 to 1055.999999 MHz from +16 to -127 dBm at +25 ±5° C
- <±1 dB from 1056 to 2112 MHz from +13 to 0 dBm at +25 ±5° C
- <±2 dB from 0.1 to 0.4 MHz from +16 to -127 dBm
- <±3 dB from 0.1 to 2112 MHz from -127 to -140 dBm

TEST EQUIPMENT:

- Measuring receiver
- Sensor module
- HFSSG (local oscillator type)
- 1.3 to 2.1 GHz amplifier
- Power supply
- Microwave converter

REMARKS:

The alternate-level accuracy test is a more comprehensive test than the high-level, mid-level, and low-level accuracy tests.

If the UUT fails this test, the UUT must be calibrated or repaired.

If the UUT fails this test at higher levels, problems with the A31 Output PCA, the A21 Attenuator PCA, or the A7 Relay Driver PCA may be indicated.

If the UUT fails this test at lower levels, a problem with the A21 Attenuator PCA, the A7 Relay Driver PCA, or an RF leakage problem with the attenuator assembly is probably indicated. The problem may be caused by loose connectors, loose screws, damaged or misplaced gaskets, or a broken feedthrough filter.

Because of operational subtleties in measuring receivers and with the intent of reducing the risk of measurement errors, the following procedure is written specifically for use with the Model HP 8902A Measuring Receiver.

NOTE

The calibration factors for the sensor module must be stored into the measuring receiver's "Cal Factor" table prior to performing calibrated RF power measurements. Correctly entered cal factors can be verified on the HP 8902A by using special functions 37.5 and 37.6. (Refer to the HP 8902A manual.)

PERFORMANCE TESTS

PROCEDURE (Level Measurements):

1. Connect the UUT and the measurement equipment as shown in Figure 3-2A.
2. Set the UUT REF INT/EXT switch to INT.
3. Program the UUT to RCL 98, 10 MHz, +11 dBm, and program the amplitude step to 6 dB.
4. Calibrate the measuring receiver and connect the sensor module to the UUT RF OUTPUT.
5. Verify that the level measured with the measuring receiver agrees with the UUT programmed level and is within the test requirements. Make this verification as the UUT level is stepped down from +11 dBm to -127 dBm at frequencies of 10, 120, 244, 245, 850, and 1050 MHz.
6. Verify that the level measured with the measuring receiver agrees with the UUT programmed level and is within the test requirements. Make this verification as the UUT level is stepped down from +11 dBm to -19 dBm at frequencies of 1100, 1400, 1700, and 2100 MHz.
7. Connect the UUT and the measurement equipment as shown in Figure 3-2B.
8. Program the UUT to 1100 MHz, -19 dBm, and amplitude step to 6 dB.
9. Program the HFSSG to +10 dBm and 900 MHz (200 MHz less than the UUT). Note that the reading on the measuring receiver does not agree with that of step 6 for the same frequency and level. The results obtained for the remainder of this procedure must be corrected relative to the result measured at the transfer point.
10. Verify that the level measured by the measuring receiver agrees with the UUT programmed level and is within the test requirements. Make this verification as the UUT level is stepped down from -19 to -97 dBm at each of the frequencies listed in step 6.
11. Connect the UUT and the measurement equipment as shown in Figure 3-2C.
12. Program the UUT to 1100 MHz, -97 dBm, and amplitude step to 6 dB. Note that the reading on the measuring receiver does not agree with that of step 9 for the same frequency and level. The results obtained for the remainder of this procedure must be corrected relative to the result measured at the transfer point.
13. Verify that the level measured by the measuring receiver agrees with the UUT programmed level and is within the test requirements. Make this verification as the UUT level is stepped down from -97 to -127 dBm at each of the frequencies listed in step 6.




Figure 3-2. Alternate Level Accuracy Test Setup

FLATNESS TEST

3-10.

A power meter and sensor are used to verify the high level flatness of the Signal Generator.

REQUIREMENT:

Amplifier flatness is:

$< \pm 1.0$ dB at +10 dBm over the frequency range of 0.1 to 2112 MHz.

TEST EQUIPMENT:

- Power meter
- Power sensor (high level)

REMARKS:

If the UUT fails this test, calibration or repair is necessary. If no power-on status codes are present, likely problem areas needing repair include the A31 Output PCA, the A21 Attenuator PCA, or the A7 Relay Driver PCA.

PROCEDURE:

1. Calibrate and zero the power meter.
2. Connect the power sensor to the Signal Generator RF OUTPUT.
3. Program the Signal Generator to RCL 98 and then to 0.1 MHz and +10 dBm.
4. The power meter should read $+10 \pm 1.0$ dBm.
5. Repeat step 4 for the following frequencies:
 - a. 0.2 to 2.0 MHz in 0.1 MHz steps
 - b. 2.0 to 20.0 MHz in 1.0 MHz steps
 - c. 20.0 to 200.0 MHz in 10.0 MHz steps
 - d. 200.0 to 1056.0 MHz in 20.0 MHz steps
 - e. 1056 to 2112 MHz in 40 MHz steps

OUTPUT LEAKAGE TEST

3-11.

The output signal leakage is verified using a 1-inch diameter, two-turn loop. The induced signal is measured with an RF spectrum analyzer and compared to a $0.5\text{-}\mu\text{V}$ reference established at each reference frequency. The two-turn loop must be 1 inch away from any surface of the UUT.

REQUIREMENT:

Radiated emissions induce $< 0.5 \mu\text{V}$ of the Signal Generator's output signal.

TEST EQUIPMENT:

- 0.1 to 1300 MHz amplifier
- 1.3 to 2.1 GHz amplifier

- RF spectrum analyzer
- Two-turn loop
- Type "N" termination
- Screen room, depending on the RF environment

REMARKS:

If the UUT fails this test, the problem may be caused by loose connectors, loose screws, damaged or misplaced gaskets, or a broken feedthrough filter.

PROCEDURE:

1. Program the UUT to RCL 98.
2. Program the UUT to 9 MHz and -113 dBm ($0.5 \mu\text{V}$).
3. Connect the UUT RF OUTPUT to the 0.1 to 1300 MHz amplifier input, and connect the 0.1 to 1300 MHz amplifier output to the RF spectrum analyzer input. Use well shielded cables to avoid leakage that could affect the measurement.
4. Adjust the RF spectrum analyzer to display the UUT signal for a convenient reference. Make this adjustment using a vertical scale of 10 dB/division, a resolution bandwidth of 3 kHz, and a span/division of 5 kHz/division.
5. Disconnect the 0.1 to 1300 MHz amplifier from the UUT and terminate UUT output with the Type "N" termination.
6. Connect the two-turn loop to the 0.1 to 1300 MHz amplifier input.
7. Program the UUT to +13 dBm.
8. Verify that the leakage indicated by the RF spectrum analyzer is below -113 dBm ($0.5 \mu\text{V}$) by moving the two-turn loop over the UUT surface at a distance of 1 inch.
9. Repeat steps 2 through 8 at 14, 20, 40, 80, 160, 320, 550, 640, 700, 850, 950, and 1056 MHz.
10. Program the UUT to 1300 MHz and -113 dBm.
11. Repeat steps 2 through 8, replacing the 0.1 to 1300 MHz amplifier with the 1.3 to 2.1 GHz amplifier.
12. Repeat step 11 at 1600, 1900, and 2112 MHz.

HARMONIC, SUB-HARMONIC, AND LINE-RELATED SPURIOUS TEST 3-12.

The Harmonic and Line-Related Spurious Test uses an RF spectrum analyzer to compare the level of the harmonic signal and close-in spurious signals to the desired signal at various programmed frequencies.

REQUIREMENTS:

- RF harmonics: $<-30 \text{ dBc}$ for levels $\leq +13 \text{ dBm}$.

PERFORMANCE TESTS

- Power line spurious signals (signals within 10 kHz of carrier): -56 dBc for frequencies less than 1056 MHz, and -50 dBc for frequencies greater than 1056 MHz.
- Subharmonics: none below 1056 MHz, and <-45 dBc above 1056 MHz.

TEST EQUIPMENT:

- RF spectrum analyzer

PROCEDURE:

1. Connect the UUT RF OUTPUT to the RF spectrum analyzer input.
2. Connect the RF spectrum analyzer 10 MHz output to the UUT 10 MHz input, and set the UUT to EXT REF.
3. Program the UUT to RCL 98.
4. Program the UUT to +13 dBm and 100 kHz.
5. Set the RF spectrum analyzer controls to display the UUT output signal and its harmonics (at least three harmonics wherever possible). Be careful not to overload the analyzer input. Overloading the RF spectrum analyzer causes it to generate harmonics, thus invalidating the test.
6. Verify that all the harmonics are more than 30 dB below the fundamental signal.
7. Verify that all the harmonics are more than 30 dB below the fundamental signal for the following frequencies:
14, 20, 40, 80, 160, 320, 550, 640, 700, 850, 950, 1056, 1100, 1200, 1300, and 1400 MHz.
8. Set the RF spectrum analyzer to display the UUT output signal with a 2-kHz span and 10-Hz resolution. Verify that all spurious signals are below -56 dBc for the frequencies listed in step 7.
9. Set the RF spectrum analyzer to display the UUT output signal with a 50-kHz span and 30-Hz resolution. Verify that all spurious signals within 10 kHz of the carrier are below -56 dBc for the frequencies listed in step 7.
10. Set the RF spectrum analyzer to sweep full scan. Set the UUT RF frequency to 1056 MHz. Verify that the signal at 528 MHz ($F_o/2$) and the signal at 1584 MHz ($3 F_o/2$) are below -45 dBc.
11. Repeat step 10 for frequencies listed below:

FO	FO/2	3 FO/2
1200 MHZ	600 MHZ	1800 MHZ
1400 MHZ	700 MHZ	2100 MHZ
1600 MHZ	800 MHZ	2400 MHZ
1800 MHZ	900 MHZ	2700 MHZ
2000 MHZ	1000 MHZ	*
2100	1050 MHZ	*

* Beyond the frequency range of the HP 71100

NON-HARMONIC SPURIOUS TEST USING RF SPECTRUM ANALYZER 3-13.

REQUIREMENTS:

Non-harmonic spurious signals <-100 dBc for offsets greater than 500 kHz.

TEST EQUIPMENT:

- RF spectrum analyzer

REMARKS:

An RF spectrum analyzer cannot be relied on to make -100 dBc spurious signal measurements due to the analyzer's own internal spurious signals exceeding -100 dBc at a variety of RF frequencies. A way around this is to use the spectrum analyzer in a cohered narrow span, with the spectrum analyzer reference level set 20 dB off scale. This causes the 50-dB reference line to be -70 dBc, obtaining a noise floor of -110 dBc. In this way, you can measure spurious signals of -100 dBc at offsets greater than approximately 0.5 MHz from the carrier.

PROCEDURE:

1. Connect the UUT RF OUTPUT to the RF spectrum analyzer input.
2. Connect the RF spectrum analyzer 10 MHz output to the UUT 10 MHz input. Set the UUT to EXT REF.
3. Program the UUT to RCL 98.
4. Program the UUT to +13 dBm, 14.9 MHz.
5. Program the RF spectrum analyzer to 5.5 MHz, reference level to -7 dBm, span to 10 kHz. Verify that the spurious signal in the center of the screen is below -100 dBc, which is more than 80 dB down from the top of the screen.
6. Program the RF spectrum analyzer and UUT to the following frequencies, and verify that the spurious signal in the center of the screen is below -100 dBc.

UUT FREQUENCY (MHZ)	RF SPECTRUM ANALYZER FREQUENCY (MHZ)
14.9	9.40
14.9	20.4
10.111111	10.999

PERFORMANCE TESTS

UUT FREQUENCY (MHZ)	RF SPECTRUM ANALYZER FREQUENCY (MHZ)
11	13
11	20
11	80
11	91
527.91	528.54
536.11	536.66
538.76	539.32
540.65	541.20
542.08	542.72
615.93	616.49
703.93	704.56
792.07	792.63
880.07	880.70
968.07	968.77
896.01	912.03
896.01	904.02
1024	936
1024	944
1024	1029

**PHASE NOISE, RESIDUAL FM, AND SPURIOUS TEST
USING PHASE NOISE TEST SET**

3-14.

Verify spurious signals (between 10 and 100 kHz offset) and phase noise by using a LO (HFSSG) and an RF mixer to cancel the carrier providing a zero difference beat frequency. Examine this frequency for spurious signals and phase noise on a low frequency dynamic signal analyzer.

REQUIREMENTS:

Spurious: the spurious signals are < -100 dBc for offsets > 10 kHz from the carrier.

Phase Noise: as listed in Table 3-4.

Residual FM: as listed in Table 3-5.

Table 3-4. Phase Noise Requirements

APPROXIMATE CARRIER FREQUENCY BAND (MHz)	OFFSET FREQUENCY		
	1 kHz (dBc/Hz)	20 kHz (dBc/Hz)	100 kHz (dBc/Hz)
512 to 1056	-94	-131	-138
256 to 512	-100	-136	-142
128 to 256	-106	-140	-143
64 to 128	-112	-143	-144
32 to 64	-118	-143	-144
15 to 32	-124	-144	-144
0.1 to 15	-112	-137	-137

Table 3-5. Residual FM Requirements

APPROXIMATE CARRIER FREQUENCY BAND (MHz)	POST DETECTION BANDWIDTH	
	0.3 kHz TO 3 kHz (CCITT) Hz RMS	0.05 kHz TO 15 kHz Hz RMS
512 to 1056	1.5	2.0
256 to 512	0.7	1.0
128 to 256	0.4	0.5
0.1 to 128	0.2	0.4

TEST EQUIPMENT:

- HFSSG
- Phase noise measurement system

PHASE NOISE AND NON-HARMONIC SPURIOUS TESTS

This procedure uses the HP 3048A Phase Noise Test Set and an additional 6082A Signal Generator to measure the phase noise and spurious signals. The phase noise is specified at a 20-kHz offset, and the spurious signals are specified for greater than a 10-kHz offset.

By using two presumably identical generators, the measured phase noise will be 3 dB higher than each individual generator, and the measured spurious signals could be as much as 6 dB higher than each individual generator. If the measured results are within specification, both reference and UUT are within specification individually. If the measured results are out of specification, it is difficult to determine whether the reference or the UUT is out of specification without using a third 6082A. Alternatively, by using a reference generator with much better specified phase noise than the 6082A, the ambiguity can be reduced.

It is assumed that you are familiar with the operation of the HP 3048A Phase Noise Test Set. The following procedure outlines setting up the system and entering the various test parameters. Refer to the HP 3048A manual (hereafter in this procedure called the "HP manual") for more information.

PROCEDURE:

1. Configure the system as described in Appendix A of the HP manual.
2. Load the system software as described on pages A-10 through A-11 of the HP manual. The screen should show HP3048A PHASE NOISE SYSTEM MAIN SOFTWARE LEVEL. This screen is subsequently referred to as the main menu.
3. Connect the equipment as shown in Figure 3-3.
4. Set the reference 6082A (L input) to 1056 MHz, +17 dBm, external reference.

PERFORMANCE TESTS




Figure 3-3. Phase Noise and Non-Harmonic Spurs Test Setup

5. Set the UUT 6082A (R input) as follows:
 - a. Frequency 1056 MHz
 - b. Amplitude +10 dBm
 - c. FM 2 kHz
 - d. EXT DC FM

NOTE

Warm up both the UUT and reference 6082A for at least 2 hours.

6. Select System Config. Menu. Using the Delete Instr. softkey, delete all instruments except the FFT ANALYZER and INTERFACE. Return to the main menu by selecting DONE. Be sure the address on the HP 3561 is the same as in the currently displayed menu.
7. In the main menu select Define Msrmnt. In the currently displayed menu, select Type/Range. It is not necessary to change any parameters, so select DONE.
8. Select Instr. Params. In the currently displayed menu set the carrier frequency to 1.056E9 Hz, set Detector/Discr., set Input Frequency to 1.056E9 Hz, VCO Tuning Constant to 2000 Hz/V, Center Voltage of VCO Tuning Curve 0V, Voltage Tuning Range of VCO $\pm 1V$, VCO Tune-port Input Resistance to 600 Ω . Phase Detector - Internal Phase Detector: 5 MHz to 1600 MHz. Select DONE to return to the Measurement Definition Menu.
9. Select Calibr Process. In the currently displayed menu select Measure the Detector Constant, Compute from expected T. Constant, and The PLL Suppression WILL be verified by using the appropriate softkey. Select DONE to return to the Measurement Definition Menu.
10. Select Source Control. In the currently displayed menu select DUT: USER'S SRCE SYSTEM CONTROL (then select CONTROL and this should change to DUT: USER'S SRCE MANUAL CONTROL), REF SOURCE: USER'S SRCE MANUAL CONTROL, TUNE VOLTAGE line to DUT, by using the appropriate softkey. Select DONE to return to the Measurement Definition Menu.

11. Select Define Graph. Change the title as appropriate. Select DONE to return to the Measurement Definition menu. Select DONE to return to the main menu.
12. To start the measurement, select New Msrmnt. Select Yes. Proceed to verify this is a new measurement. After the diagram of the setup appears on the screen, turn UUT DCFM off, then turn it on again, and select Proceed. The measurement is complete when a phase noise plot appears on the screen. To accurately measure the phase noise at 20-kHz offset, select Other Keys, then select Marker ON/OFF (which should turn the marker on). Use the knob on the keyboard to position the marker at 20 kHz. The phase noise should be below $-130 \text{ dBc}/\sqrt{\text{Hz}}$ assuming the reference and UUT 6082A are identical. All spurs $>10 \text{ kHz}$ offset should be below -100 dBc . All spurs $<10 \text{ kHz}$ offset should be below -56 dBc .

Generate a spur list, as necessary, by selecting Computd Outputs, Spur List, List Spurs, Next Page.

If you are not measuring residual FM or ϕM , select DONE three times to return to the main menu.

Repeat for output frequencies: 14, 31, 63, 127, 255, and 511 MHz. Verify the phase noise with respect to Table 3-4.

13. Residual FM or ϕM is measured from the Computd Outputs Menu. If you are measuring residual FM or ϕM after the Spur List, select DONE, then select Integr. Noise.

To measure residual FM per the requirements in the table at the beginning of this procedure, select Data Type Snu (f) and input Start Freq. 300 Hz, Stop Freq. 3000 Hz. Select Eval. Intgrl.

Repeat for Start Freq. 50 Hz, Stop Freq. 15E3 Hz. The residual FM should be per requirements. Repeat for output frequencies: 14, 31, 63, 127, 255, and 511 MHz.

RESIDUAL AM NOISE TEST

3-15.

Use the HP 3048A Phase Noise Test Set and an additional AM detector to measure the residual AM noise. It is assumed that the user is familiar with the operation of the HP 3048A Phase Noise Test Set. The following procedure outlines setting up the system and entering the various test parameters. Refer to the HP 3048A manual ("the HP manual") for more information.

REQUIREMENT:

Residual AM: $<0.01\%$ in a 50 Hz to 15 kHz post-detection bandwidth.

TEST EQUIPMENT:

- HP 3048A Phase Noise Test Set
- HP 8472 AM Detector, polarity negative (or equivalent)
- Narda 4780-3, 3-dB pad (or equivalent)
- 300 μF , 6V (or greater), tantalum electrolytic capacitor
- 1000 Ω , 1%, $\frac{1}{8}$ W, metal film resistor

PROCEDURE:

1. Configure the system as described in Appendix A of the HP manual.

PERFORMANCE TESTS

2. Load the system software as described on pages A-10 through A-11 of the HP manual. The screen should show HP3048A PHASE NOISE SYSTEM MAIN SOFTWARE LEVEL (main menu).
3. Connect the equipment as shown in Figure 3-4.




Figure 3-4. Residual AM Noise Test Setup

4. Set the UUT 6082A as follows and warm up both the UUT and reference 6082A for at least 2 hours:
 - a. Frequency 1056 MHz
 - b. Amplitude +7 dBm
5. Select System Config. Menu. In this menu delete all instruments except the FFT ANALYZER and INTERFACE. Select DONE to return to the main menu. Be sure the address on the HP 3561 is the same as in this menu.
6. In the main menu select Define Msrmnt. In this menu select Type/Range. Select AM Noise using Next Type softkey. Return to Measurement Definition Menu by selecting DONE.
7. Select Instr. Params. In this menu set carrier frequency 1.056E9 Hz, Detector/Discr. Set Input Frequency to 1.056E9 Hz. Use Select Detect to select External Phase/AM Detector softkey. Select DONE to return to the Measurement Definition Menu.
8. Select Calibr Process. In this menu Use Next Method softkey to select Derive From Double Sided Spur. Enter Amplitude -40 dBc, Frequency 10E3 Hz. Select DONE to return to the Measurement Definition Menu.
9. Select Source Control. In this menu, use appropriate softkey to select DUT: USER'S SRCE MANUAL CONTROL, AM DETECTOR USER'S DEV. MANUAL CONTRL., and CAL SOURCE USER'S SRCE MANUAL CONTRL. Select DONE to return to the Measurement Definition Menu.
10. Select Define Graph. Change the title as appropriate. Selecting DONE to return to the Measurement Definition Menu. Select DONE to return to the main menu.

11. To start the measurement, select New Msrmnt. Select Yes, Proceed to verify this is a new measurement. After the diagram of the test setup appears on the screen, select Proceed.

When instructed to Apply Calibration spur to carrier, set the UUT to AM 2%, MOD FREQ 10 kHz, and INT AM.

When instructed to Remove calibration spur, press INT AM on the UUT (this turns off internal AM). The measurement is complete when a noise plot appears on the screen.

Select Other Keys, Computd Outputs, then Integr. Noise. Data Type should be L(f). Enter 50 Hz for Start Freq. and 15E3 Hz for Stop Freq.

Select Eval Intgrl. The noise should be below -80 dBc (0.01%).

Select DONE three times to return to the main menu.

12. Change UUT to 14 MHz. Select Define Msrmnt, then Instr. Params. Change both Carrier Frequency and Detector/ Discr. Input Frequency to 14E6. Return to main menu.

13. To start the measurement select New Msrmnt. When instructed to Apply calibration spur to carrier, set the UUT to AM 2%, MOD FREQ 10 kHz, and INT AM.

When instructed to Remove calibration spur, press INT AM on the UUT (this turns off internal AM). The measurement is complete when a noise plot appears on the screen.

Select Other Keys, Computd Outputs, the Integr. Noise. Data Type should be L(f).

Enter 50 Hz for Start Freq. and 15E3 Hz for Stop Freq. Now select Eval Intgrl. The noise should be below -80 dBc (0.01%).

MODULATION TESTS

3-16.

The following tests use a modulation analyzer to verify modulation accuracy and incidental modulation of the UUT. The modulation distortion is verified by measuring the demodulated output of the modulation analyzer with a distortion analyzer. The internal modulation oscillator frequency is measured using a frequency counter on the modulation output. The internal modulation oscillator amplitude is measured using an rms voltmeter.

Internal Modulation Oscillator Tests

3-17.

REMARKS:

If the UUT fails these performance tests, calibrate and/or repair the associated circuitry.

The UUT settings in this procedure are chosen to provide strong confidence in the modulation performance of the UUT throughout its range; however, you can also check performance at other Signal Generator settings.

PERFORMANCE TESTS

TEST EQUIPMENT:

- Oscilloscope
- Distortion analyzer
- Frequency counter
- RMS voltmeter

REQUIREMENTS:

Modulation Frequency Accuracy: same as reference ± 7 mHz. Output Level Accuracy: $\pm(4\% + 15 \text{ mV})$ for rates < 100 kHz, sinusoidal waveform. Sinusoidal Distortion: $< 0.15\%$ for rates < 20 kHz and level $> 0.2\text{V}$ pk.

PROCEDURE (Frequency):

1. Set the 6082A to internal AM modulation with 50% depth and 100 kHz RF frequency.
2. Set the modulation oscillator frequency to 10 kHz.
3. Use an oscilloscope to observe both the RF output signal and the modulation output signal on two channels.

Trigger the oscilloscope with the source. Verify that the modulation envelope appears coherent with the modulation frequency. That is, the RF signal is clearly visible within the modulation envelope (synchronized with the modulation signal).

PROCEDURE (Distortion):

1. Connect a 600Ω load to the MOD OUTPUT connector of the 6082A.
2. Set the internal modulation oscillator to sine wave output at 2V peak and to the desired output frequency.
3. Connect the distortion analyzer, oscilloscope and rms voltmeter in parallel with the load resistor.
4. Connect the distortion analyzer to measure distortion with its low pass filter set to a frequency at least four times higher than the set modulation frequency.
5. Measure the distortion.
6. Repeat the above measurements for various modulation frequencies within the specified range.

PROCEDURE (Level):

1. Using the JF 8922A rms voltmeter with a 600Ω termination, verify that the level of the modulation output is within the above specification.
2. Repeat the above for various frequencies and output level settings.

NOTE

For all modulations tests, set up the test equipment as shown in Figure 3-5. The accuracy of low-deviation FM and PhiM measurements cannot be guaranteed without using a low-noise local oscillator for the modulation meter. Other tests can be done with the modulation meter's internal local oscillator. Use of the microwave converter is necessary for accurate results above 1.3 GHz. The modulation meter can be used in the 3rd overtone mode for these frequencies (see the modulation meter manual), but the accuracy cannot be guaranteed.




Figure 3-5. Modulation Test Setup

Amplitude Modulation Tests

3-18.

REMARKS:

If the UUT fails these performance tests, calibrate and/or repair the associated circuitry.

The UUT settings in this procedure are chosen to provide strong confidence in the modulation performance of the UUT throughout its range. If desired, however, performance may also be checked at other instrument settings.

TEST EQUIPMENT:

- Modulation analyzer
- Microwave converter
- Distortion analyzer
- High-frequency synthesized Signal Generator (HFSSG)

PERFORMANCE TESTS

REQUIREMENTS:

AM Accuracy: $\pm(2\% + 4\%$ of setting), up to 90% depth, 1-kHz rate.

AM Distortion at 1-kHz rate: $<1.5\%$, 0-30% depth, $<3\%$, 30-70% depth, $<5\%$, 70-90% depth.

AM 3-dB Bandwidth: 20 Hz to 50 kHz, ac coupled, dc to 50 kHz, dc coupled.

Incidental Phase Modulation: <0.2 rad at 30% AM and 1-kHz rate.

PROCEDURE (AM Accuracy and Distortion Test):

1. Program the UUT for a frequency of 0.2 MHz, +10 dBm level, and INT AM at 30% AM depth, and a modulation frequency of 1 kHz.
2. Connect the UUT RF OUT directly to the modulation meter RF input.
3. Connect the modulation output of the modulation analyzer to the input of the distortion analyzer.
4. Set the distortion analyzer to measure the THD of the 1-kHz modulation signal.
5. Verify that the mean AM depth $(+PEAK + -PEAK)/2$ is between 25.5 and 34.5%.
6. Verify that the THD is less than 3%.
7. Program the remaining combinations of RF frequency, level, and AM depth listed in Table 3-6. Verify that the accuracy and distortion requirements are met.
8. Repeat steps 1 through 7 at a level of +4 dBm.
9. Insert the microwave converter between the UUT and the modulation meter and repeat steps 1 through 7 for the frequencies listed in Table 3-7.
10. Repeat step 9 at a level of +1 dBm.

PROCEDURE (AM Bandwidth Test):

1. Program the UUT for 50% INT AM at 1 kHz rate at 100 MHz, and +10 dBm.
2. Connect the UUT RF OUTPUT directly to the modulation meter RF input.
3. With the modulation analyzer reading AM%, press the RATIO DB key to normalize the reading to 0.0 dB.
4. Set the modulation frequency to 50 kHz and read the change in level in AM in dB. Verify that the reading is above -3.0 dB.
5. Repeat steps 1 through 3 at 14, 20, 30, 40, 60, 80, 160, 250, 320, 400, 550, 640, 700, 850, 950, and 1056 MHz.

Table 3-6. AM Test Conditions

FREQUENCY (MHz)	LEVEL (dBm)	AM (%)
1056	+10	30 50 90
950	+10	30 50 90
700	+10	30 50 90
640	+10	30 50 90
550	+10	30 50 90
320	+10	30 50 90
160	+10	30 50 90
80	+10	30 50 90
40	+10	30 50 90
20	+10	30 50 90
14	+10	30 50 90

6. Repeat steps 1 through 5 at +4 dBm.
7. Insert the microwave converter between the UUT and the modulation meter.
8. Program the UUT to 1100 MHz, +7 dBm, 50% INT AM, and a 1 kHz modulation frequency.
9. With the modulation analyzer reading AM%, press the RATIO DB key to normalize the reading to 0.0 dB.

PERFORMANCE TESTS

Table 3-7. AM Test Conditions

FREQUENCY (MHz)	LEVEL (dBm)	AM (%)
1100	+7	30 50 90
1300	+7	30 50 90
1600	+7	30 50 90
1900	+7	30 50 90
2112	+7	30 50 90

10. Set the UUT modulation frequency to 50 kHz and read the change in level in AM in dB. Verify that the reading is above -3.0 dB.
11. Repeat step 8 through 10 at 1300, 1600, 1900, and 2112 MHz.

PROCEDURE (Incidental Phase Modulation Test):

1. Program the UUT for 30% INT AM at 1 kHz, at 640 MHz, and +10 dBm.
2. Connect the UUT RF OUTPUT directly to the modulation meter RF input.
3. Program the modulation analyzer to measure peak phase deviation in a 0.3- to 3-kHz bandwidth. Connect the HFSSG to the external Local Oscillator input.
4. Verify that the incidental phase modulation is less than 0.2 rad.

NOTE

It may be necessary to compensate for residual noise effects using the procedure presented in the manual provided with the Modulation Analyzer.

5. Repeat step 3 at frequencies of 320, 160, 80, 40, 20, and 14 MHz.
6. Insert the microwave converter between the UUT RF OUTPUT and the modulation meter RF input.
7. Repeat steps 3 and 4 at 1300, 1600, 1900, and 2112 MHz.

Frequency Modulation Tests

3-19.

REMARKS:

If the UUT fails these performance tests, calibrate and/or repair the associated circuitry.

The UUT settings in this procedure are chosen to provide strong confidence in the modulation performance of the UUT throughout its range. If desired, however, performance may also be checked at other instrument settings.

TEST EQUIPMENT:

- Modulation analyzer
- Microwave converter
- Distortion analyzer
- High-frequency synthesized Signal Generator (HFSSG)

REQUIREMENTS:

FM Accuracy: $\pm(5\%$ of setting +10Hz) for rates from 50 Hz to 50 kHz.

FM Distortion:

Standard Mode: $<2\%$ for 0.5 to 1.0 times maximum deviation; $<1\%$ for <0.5 times maximum deviation. Applies for rates of 50 Hz to 50 kHz.

Low Distortion Mode: $<0.30\%$ for peak deviation ≤ 3.5 kHz, and rates 0.3 to 3 kHz.

FM 3-dB Bandwidth: as listed in Table 3-8.

Table 3-8. FM 3-dB Bandwidth

DEVIATION	COUPLING	
	INTERNAL AC	EXTERNAL AC (DC)
0% to 25% Maximum	20 Hz to 175 kHz	20 Hz to 175 kHz
25% to 100% Maximum	20 Hz to 100 kHz	20 Hz (ac) to 100 kHz

Incidental AM: $<1\%$ depth for deviation <100 kHz at 1 kHz rate and carrier frequency >0.5 MHz.

PROCEDURE (FM Accuracy and Distortion Test):

1. Connect the modulation analyzer directly to the UUT RF OUTPUT.
2. Program the modulation analyzer to measure peak FM in a 0.3- to 3-kHz bandwidth.
3. Program the UUT frequency to 640 MHz, +7 dBm, 20-kHz deviation, INT FM and 1-kHz modulation rate.

PERFORMANCE TESTS

4. Set the distortion analyzer to measure distortion at 1 kHz.
5. Verify that the modulation analyzer reading is between 19 and 21 kHz, and that the THD is less than 1%. Repeat at deviations of 5 and 10 kHz. Verify that the modulation analyzer reading is within $\pm 5\%$ of the programmed value.
6. Program the UUT to a deviation of 50, 100, and 200 kHz.
7. Verify that the modulation analyzer reading and distortion passes the test requirements.

NOTE

Change the modulation analyzer bandwidth and distortion analyzer frequency appropriately for modulation frequency for steps 8 through 16.

8. Repeat steps 4 through 7 with the modulation rate set to 100 Hz. Verify distortion only.
9. Repeat steps 4 through 7 with the modulation rate set to 50 kHz. Verify distortion only.
10. Program UUT to 40-MHz frequency, 25-kHz deviation, and 1-kHz INT modulation frequency.
11. Verify that the modulation analyzer reading and distortion is per the requirements.
12. Program the UUT to deviations of 50, 100, 200, and 250 kHz.
13. Verify that the modulation analyzer readings and distortion is per the requirements.
14. Repeat steps 10 through 13 with the modulation rate set to 100 Hz. Verify distortion only.
15. Repeat steps 10 through 13 with the modulation rate set to 50 kHz. Verify distortion only.

NOTE

It may be necessary to compensate for residual noise effects using the procedure presented in the manual provided with the modulation analyzer.

PROCEDURE (Incidental AM Test):

1. Program the UUT for 100-kHz deviation, INT FM on at 1 kHz, EXT FM off, a level of +7 dBm, and a frequency of 14 MHz.
2. Program the modulation analyzer to measure peak AM in a 0.3- to 3-kHz bandwidth.
3. Verify that the incidental AM is less than 1%.

4. Repeat steps 1 through 3 at frequencies of 20, 30, 40, 60, 80, 100, 160, 250, 320, 400, 550, 640, 700, 850, 950, and 1056 MHz.
5. Insert the microwave converter between the UUT RF OUTPUT and the modulation meter RF input.
6. Program the UUT to 1100 MHz, +7 dBm, INT FM, 100 kHz deviation, and 1 kHz modulation frequency.
7. Repeat steps 2 and 3.
8. Repeat steps 2 and 3 at 1300, 1600, 1900, and 2112 MHz.

PROCEDURE (FM Bandwidth Test):

1. Program the UUT to 14 MHz, +7 dBm, 1 kHz Mod Rate, INT FM, and 25% of Max Dev (125 kHz at 14 MHz).
2. Connect the UUT RF OUTPUT directly to the modulation meter RF input.
3. Set the modulation analyzer low low-pass filtering to all-off, read FM Peak+, and press the Ratio DB key. (Normalize reading to 0.00 dB.)
4. Set the UUT modulation frequency to 175 kHz. Verify the modulation meter reading is above -3 dB.
5. Repeat steps 1 through 3 for the following frequencies: 20, 40, 100, 200, 300, 750, and 1300 MHz.
6. Repeat steps 1 through 5 with the FM deviation set at the maximum for each frequency and the modulation rate set for 100 kHz.

Phase Modulation Tests

3-20.

REMARKS:

If the UUT fails these performance tests, calibrate and/or repair the associated circuitry.

The UUT settings in this procedure are chosen to provide strong confidence in the modulation performance of the UUT throughout its range; however, you can also check the performance at other Signal Generator settings.

TEST EQUIPMENT:

- Modulation analyzer
- Microwave converter
- Distortion analyzer
- High-frequency synthesized Signal Generator (HFSSG)

REQUIREMENTS:

Phase Modulation Accuracy: $\pm(5\%$ of setting + 0.1 radian) at 1-kHz rate.

PERFORMANCE TESTS

Phase Modulation Distortion: $<2\%$ for 0.5 to 1.0 times maximum deviation; $<1\%$ for <0.5 times maximum deviation. Applies for 1-kHz rate in standard mode, and from 50 Hz to 50 kHz in high rate mode.

Phase Modulation 3-dB External Bandwidth: Standard Mode: 20 Hz to 15 kHz, ac coupled; dc to 15 kHz, dc coupled. High rate mode: 20 Hz to 100 kHz, ac coupled; dc to 100 kHz, dc coupled.

Incidental AM: $<1\%$ depth for peak deviation <10 radians at 1-kHz rate and carrier frequency >0.5 MHz.

PROCEDURE (ϕ M Accuracy and Distortion Test):

1. Connect the modulation analyzer directly to the UUT RF OUTPUT.
2. Program the modulation analyzer to measure peak ϕ M in a 0.3- to 3-kHz bandwidth.
3. Program the UUT frequency to 640 MHz, +7 dBm, 20 radians, INT ϕ M and 1-kHz modulation rate.
4. Set the distortion analyzer to measure distortion at 1 kHz.
5. Verify that the modulation analyzer reading is between 19 and 21 radians, and that the THD is less than 1%. Repeat at deviations of 5 and 10 radians. Verify that the modulation analyzer reading is within $\pm 5\%$ of programmed value. (See the following NOTE.)

NOTE

For steps 8 through 15, change the modulation analyzer bandwidth and distortion analyzer frequency appropriately for modulation frequency.

6. Program the UUT to deviations of 50, 100, and 200 radians.
7. Verify that the modulation analyzer reading and distortion is per the requirements.
8. Repeat steps 4 through 7 with the modulation rate set to 100 Hz. Verify distortion only.
9. Program the UUT to 40-MHz frequency, 2.5 radians deviation and 1-kHz INT modulation frequency.
10. Verify that the modulation analyzer reading is between 2.375 and 2.625 and that the distortion is less than 5%.
11. Program the UUT to deviation of 5, 10, 20, and 25 radians.
12. Verify that the modulation analyzer readings and the distortion is per the requirements.
13. Repeat steps 9 through 12 with the modulation rate set to 100 Hz. Verify distortion only.

NOTE

It may be necessary to compensate for residual noise effects using the procedure presented in the manual provided with the modulation analyzer.

PROCEDURE (Incidental AM Test):

1. Program the UUT for 100-kHz deviation, INT FM on at 1 kHz, EXT FM off, a level of +7 dBm, and a frequency of 14 MHz.
2. Program the modulation analyzer to measure peak AM in a 0.3- to 3-kHz bandwidth.
3. Verify that the incidental AM is less than 1%.

REQUIREMENTS:

Phase Modulation Accuracy: $\pm(5\%$ of setting + 0.1 radian) at 1-kHz rate.

Phase Modulation Distortion: $<2\%$ for 0.5 to 1.0 times maximum deviation; $<1\%$ for <0.5 times maximum deviation. Applies for 1-kHz rate in standard mode, and from 50 Hz to 50 kHz in high rate mode.

Phase Modulation 3-dB External Bandwidth: Standard Mode: 20 Hz to 15 kHz, ac coupled; dc to 15 kHz, dc coupled. High rate mode: 20 Hz to 100 kHz, ac coupled; dc to 100 kHz, dc coupled.

Incidental AM: $<1\%$ depth for peak deviation <10 radians at 1-kHz rate and carrier frequency >0.5 MHz.

PROCEDURE (ϕ M Accuracy and Distortion Test):

1. Connect the modulation analyzer directly to the UUT RF OUTPUT.
2. Program the modulation analyzer to measure peak ϕ M in a 0.3- to 3-kHz bandwidth.
3. Program the UUT frequency to 640 MHz, +7 dBm, 20 radians, INT ϕ M and 1-kHz modulation rate.
4. Set the distortion analyzer to measure distortion at 1 kHz.
5. Verify that the modulation analyzer reading is between 19 and 21 radians, and that the THD is less than 1%. Repeat at deviations of 5 and 10 radians. Verify that the modulation analyzer reading is within $\pm 5\%$ of programmed value. (See the following NOTE.)

NOTE

For steps 8 through 15, change the modulation analyzer bandwidth and distortion analyzer frequency appropriately for modulation frequency.

PERFORMANCE TESTS

6. Program the UUT to deviations of 50, 100, and 200 radians.
7. Verify that the modulation analyzer reading and distortion is per the requirements.
8. Repeat steps 4 through 7 with the modulation rate set to 100 Hz. Verify distortion only.
9. Program the UUT to 40-MHz frequency, 2.5 radians deviation and 1-kHz INT modulation frequency.
10. Verify that the modulation analyzer reading is between 2.375 and 2.625 and that the distortion is less than 5%.
11. Program the UUT to deviation of 5, 10, 20, and 25 radians.
12. Verify that the modulation analyzer readings and the distortion is per the requirements.
13. Repeat steps 9 through 12 with the modulation rate set to 100 Hz. Verify distortion only.

NOTE

It may be necessary to compensate for residual noise effects using the procedure presented in the manual provided with the modulation analyzer.

PROCEDURE (Incidental AM Test):

1. Program the UUT for 10 radians deviation, INT ϕ M on, 1 kHz mod rate, EXT ϕ M off, a level of +7 dBm, and a frequency of 14 MHz.
2. Program the modulation analyzer to measure peak AM in a 0.3- to 3-kHz bandwidth.
3. Verify that the incidental AM is less than 1%.
4. Repeat steps 1 through 3 at frequencies of 20, 30, 40, 60, 80, 100, 160, 250, 320, 400, 550, 640, 700, 850, 950, and 1056 MHz.
5. Insert the microwave converter between the UUT RF OUTPUT and the modulation meter RF input.
6. Program the UUT to 1100 MHz, +7 dBm, INT ϕ M, 10 radians deviation, and 1 kHz modulation rate.
7. Repeat steps 2 and 3.
8. Repeat steps 2 and 3 at 1300, 1600, 1900, and 2112 MHz.

PROCEDURE (ϕ M Bandwidth Test):

1. Program the UUT to: 14 MHz, +7 dBm, 1 kHz mod rate, INT ϕ M, and 25% of maximum deviation (12.5 radians at 14 MHz).
2. Connect the UUT RF OUTPUT directly to the modulation meter RF input.
3. Set the modulation analyzer low-pass filtering to all-off, read ϕ M Peak+, and press the Ratio ϕ M key. (Normalize reading to 0.00 dB.)
4. Set the UUT modulation frequency to 15 kHz. Verify that the modulation meter reading is above -3 dB.
5. Repeat steps 1 through 3 for frequencies: 20, 40, 100, 200, 300, 750, and 1300 MHz.

VOLTAGE STANDING-WAVE RATIO (VSWR) TESTS**3-21.**

The Voltage Standing-Wave ratio (VSWR) tests use a VSWR bridge and a spectrum analyzer to verify VSWR of the UUT.

REQUIREMENTS:

The output VSWR is less than 1.5:1 for output levels < +6 dBm; < 2.0:1 for levels above +6 dBm.

TEST EQUIPMENT:

- VSWR bridge
- RF spectrum analyzer
- High-frequency synthesized Signal Generator (HFSSG)

REMARKS:

The UUT settings in this procedure are chosen to provide confidence in the VSWR performance of the UUT throughout its range; however, you can also check the performance at other levels.

VSWR problems are most likely to involve the A31 Output PCA or the A34 Attenuator PCA.

NOTE

Perform the following procedures in the order in which they are presented to ensure that the proper equipment is connected and appropriate programs are enabled.

PROCEDURE (Low-Level Test):

1. Turn on the UUT and program it to RCL 98.
2. Program the UUT to 640 MHz at +6 dBm.

PERFORMANCE TESTS

3. Press to select the fixed range special function on the UUT.
4. Use the EDIT function on the UUT to edit the amplitude to -30 dBm. Verify that the UNCAL annunciator lights.

NOTE

This procedure leaves the output attenuators set as they would be for a $\times 6$ dBm output level but uses the electronic control to turn down the RF level coming out of the UUT.

5. Connect the UUT to the Device Under Test port of the VSWR bridge.
6. Connect the RF spectrum analyzer to the RF OUT port of the VSWR bridge.
7. Connect the HFSSG to the RF IN port of the VSWR bridge.
8. Program the HFSSG to 10 MHz at +13 dBm.
9. Set the RF spectrum analyzer to display approximately 10 to 2112 MHz and set the reference level to +10 dBm.
10. Step the HFSSG from 10 to 2112 MHz in 10-MHz steps. Locate the frequency at which the reflected signal (displayed by the RF spectrum analyzer) is maximum and record this level. This is the point with the worst-case VSWR.
11. Disconnect the UUT from the VSWR bridge and record the new level.
12. Calculate the return loss (difference) between the two recorded levels. The difference must be at least 14 dB (14 dB of return loss = 1.5:1 VSWR).

PROCEDURE (High-Level Test):

1. Program the UUT to +10 dBm.
2. Press to select the special function fixed range on the UUT.
3. Use the EDIT function on the UUT to edit the amplitude to -30 dBm.
4. Connect the UUT to the Device Under Test port of the VSWR bridge.
5. Step the HFSSG from 10 to 2112 MHz in 10-MHz steps. Locate the frequency at which the reflected signal is maximum and record this level.
6. Disconnect the UUT from the VSWR bridge and record the new level.
7. Calculate the return loss between the two recorded levels. The difference must be at least 9.5 dB (9.5 dB of return loss = 2.0:1 VSWR).

PULSE TESTS**3-22.**

The Pulse Tests check the static and dynamic operation of pulse modulation.

REQUIREMENTS:

Proper pulse operation is tested by checking the following:

On/Off Ratio: 80 dB

Rise/Fall time: <15 ns, 10% to 90%. Typically 7.5 ns. Output Level Accuracy: Within ± 0.7 dB of CW accuracy for pulse widths >50 ns.

TEST EQUIPMENT:

- RF spectrum analyzer
- Pulse generator
- Power meter
- Power sensor (high level)
- 50 Ω termination
- Oscilloscope
- Detector

NOTE

The following procedures must be performed in the order given to ensure that the proper equipment is connected and the appropriate programs are enabled.

PROCEDURE (Static Test):

1. Program the UUT to 100 kHz and +10 dBm.
2. Connect a 50 Ω termination to the pulse modulation input connector.
3. Connect the UUT RF OUTPUT to the RF spectrum analyzer input.
4. Set the RF spectrum analyzer controls to display the output of the UUT using a span of approximately 0.1 MHz.
5. Activate pulse modulation by pressing the External Pulse key on the UUT.
6. Observe the level change on the RF spectrum analyzer. The change should exceed 80 dB.
7. Deactivate external pulse by pressing **EXP** on the UUT, and repeat steps 4 through 6 for UUT frequencies of 1, 14.9, 15, 50, 100, 500, 1000, 1300, 1600, 1900, and 2112 MHz.

PROCEDURE (Dynamic Test):

1. Program the UUT to 640 MHz, +10 dBm, and external pulse modulation.

PERFORMANCE TESTS

2. Connect the pulse generator to the UUT pulse input connector.
3. Set the pulse generator to a repetition rate of 5 MHz, +3V pulse level, and roughly a 50% duty cycle.
4. Connect the output of the UUT to the detector.
5. Terminate the detector into 50 Ω at the oscilloscope input.
6. Set the time base of the oscilloscope to 10 nanoseconds (or smaller) per division.
7. Use the oscilloscope channel to invert the detector output signal.
8. Trigger the oscilloscope on this signal.
9. Set the variable position and gain on the oscilloscope so that the signal extends from 0% to 100% on the graticule.
10. Measure the rise/fall time from the 90% to the 10% coordinates.
11. Verify that the rise/fall time is < 15 nanoseconds.

PROCEDURE (Level Error Test):

1. Remove the UUT, and reconnect the pulse generator directly into the oscilloscope.
2. Set the pulse generator to 5-MHz repetition rate, +3V level, and 50% duty cycle.
3. Adjust the oscilloscope position and gain controls for easy full-scale viewing.
4. Readjust the pulse duty cycle for exactly 50% as measured at the 1V level of the oscilloscope.
5. Remove the pulse generator from the oscilloscope, and reconnect it to the pulse input of the UUT.
6. Program the UUT to 100 MHz, +7dBm, and external pulse modulation.
7. Connect the UUT output to the RF spectrum analyzer input.
8. Set the RF spectrum analyzer to observe a three-line spectra on either side of the center line spectra. The center spectra may be verified by turning pulse modulation off. (Use a spectrum analyzer setting of 5 MHz/div span and 100 kHz resolution bandwidth.)
9. Adjust the duty cycle of the pulse generator for exactly 50% duty cycle by nulling the second line from the center line (approximately 10-MHz offset). Establish a null of -30 dBc or below.
10. Replace the RF spectrum analyzer with the power meter, and set the power meter to the reference setting.

11. Turn the UUT pulse modulation off and note the meter reading. The difference between the meter reading and 3.01 dB is the pulse level error. This error should be less than 0.7 dB.
12. Repeat steps 6 through 11 for 500, 1056, 1500, and 2112 MHz.

INTERMODULATION TEST

3-23.

REQUIREMENTS:

Third-Order Intermodulation: Applies with each signal level at +4 dBm into a resistive combiner. Refer to Table 3-9 for this test.

Table 3-9. Intermodulation Requirements

APPROXIMATE CARRIER FREQUENCY BAND (MHz)	SIGNAL SPACING	
	1 kHz	25 kHz
512 to 2112	-65 dBc	-70 dBc
128 to 512	-65 dBc	-75 dBc
0.1 to 128	-60 dBc	-75 dBc

TEST EQUIPMENT:

- RF spectrum analyzer (Intermod)
- 3-dB hybrid
- High-frequency synthesized Signal Generator (HFSSG)
- 6-dB resistive combiner

REMARKS:

The first part of this test is necessary to verify that the spectrum analyzer has a low enough level of internally generated intermodulation distortion (IMD) to allow the UUT measurement to be valid.

Equipment Verification

3-23.

PROCEDURE:

1. Connect the UUT and the HFSSG to the spectrum analyzer through isolated ports of the 3-dB hybrid.
2. Connect the spectrum analyzer 10-MHz output to the UUT and HFSSG 10 MHz inputs and set the UUT and HFSSG to EXT REF.
3. Program the UUT to RCL 98, 50 MHz, and +4 dB.
4. Program the HFSSG to RCL 98, 50.025 MHz, and +4 dBm.

PERFORMANCE TESTS


5. Set the starting spectrum analyzer settings as follows:
 - a. RF attenuation 20 dB
 - b. Reference level 0 dBm
 - c. Center frequency 49.975 MHz
 - d. Frequency span 100 kHz
6. Adjust the reference level to place the UUT signal at the top graticule of the display.
7. Place a marker on the IMD product at 49.975 MHz.
8. Increase the spectrum analyzer RF attenuation to 30 and then to 40 dB while observing the IMD product at the marker. It will be necessary to reduce the frequency span to 1 kHz or less and reduce both the resolution bandwidth and video bandwidth to 10 Hz.
9. The IMD product at 49.975 MHz should be 85 dB or more below the UUT carrier level.
10. Repeat steps 3 through 9 at 500 and 1500 MHz. Measurement values should be -85, -80, and -80 dBc or below, respectively. If these values (from steps 9 and 10) cannot be realized, the measurements on the UUT will likely be invalid.

Intermodulation Distortion Test

3-24.

1. Connect the UUT and the HFSSG to the spectrum analyzer through the 6 dB resistive combiner.
2. Connect the spectrum analyzer 10 MHz out to the UUT and HFSSG 10-MHz inputs and set the UUT and HFSSG to EXT REF.
3. Program the UUT to RCL 98, 50 MHz, and +4 dBm.
4. Program the HFSSG to RCL 98, 50.025 MHz, and +4 dBm.
5. Set the starting spectrum analyzer settings as follows:
 - a. RF attenuation 20 dB.
 - b. Reference level 0 dBm.
 - c. Center frequency 49.975 MHz.
 - d. Frequency span 100 kHz.
6. Adjust the reference level to place the UUT signal at the top graticule of the display.
7. Place a marker on the IMD product at 49.975 MHz.

8. Change the spectrum analyzer settings as follows:
 - a. Frequency span 1 kHz.
 - b. Resolution bandwidth 10 Hz.
 - c. Video bandwidth 10 Hz.
9. The IMD product should be -75 dBc or below, as stated in the requirements.
10. Repeat steps 3 through 9 at 500, 1000, and 1500 MHz. The measurements should be -75, -70, and -70 dBc or below, respectively.



Section 4

Closed-Case Calibration

INTRODUCTION

4-1.

The procedures in this section calibrate the RF output level, AM depth, FM deviation, and the internal 10-MHz reference oscillator without requiring that the instrument covers be removed. You can perform the procedures directly by pressing the front panel keys, or remotely under the control of an IEEE-488 bus controller.

Perform the calibration procedures at the specified two-year calibration intervals or as needed to optimize 6082A Synthesized RF Signal Generator performance.

Each procedure includes the following steps:

1. Set the rear panel CAL|COMP switch to the 1 (on) position.
2. Initiate the calibration procedure.
3. Connect the required measurement equipment to the signal generator's RF OUTPUT.
4. Adjust the parameter of interest until the meter reading matches a predetermined target value.
5. Store the updated calibration factor.

These calibration procedures cannot correct hardware failures. If calibration fails to adjust the signal generator to proper specifications, consult Section 6, Circuit Descriptions, Troubleshooting, and Alignment for troubleshooting and repair information.

Front Panel Calibration

4-2.

The front panel calibration procedures describe the steps required to perform each test. The edit knob increases or decreases the bright-digit value. You must adjust the bright-digit value until the 6082A reading matches the target value.

Remote Calibration**4-3.**

Remote calibration procedures allow the signal generator to be automatically calibrated by an IEEE bus controller. When connected to the required measurement equipment and under control of appropriate bus controller software, calibration consists of simply connecting cables to the instruments and executing the program.

The basic structure of a calibration program is shown in Figure 4-1.




Figure 4-1. Basic Structure of Calibration Program

A remote calibration procedure begins when the bus controller initializes the measurement equipment by initiating the firmware calibration program located in the signal generator. The controller then requests the signal generator's RF output frequency and waits for a response. The controller requests the RF output frequency each time through the main loop to synchronize the controller with the signal generator and to provide an exit point when the procedure is complete.

When the bus controller receives the response from the signal generator, it gets a reading from the measurement equipment, ensures the reading is settled and valid, and converts the reading into a format understood by the signal generator. The controller then sends the reading to the signal generator, which uses the reading to update its internal settings. The signal generator does not respond to the next frequency query until it is ready for another reading. The controller waits for the signal generator's output to settle before taking another measurement reading.

The signal generator continues to receive readings and make internal adjustments until it gets two consecutive readings within the error tolerance for the procedure. The error tolerance is defined for each procedure as a range of readings around the target value that the signal generator expects to receive when the adjustment is correct. When two readings are within the error tolerance, the adjustment is considered valid.

The program remains in the main loop until the signal generator returns the end code "9E+09, HZ", in response to the next frequency query. When the controller receives the end code, it exits the loop and saves the measurement data in the signal generator's calibration memory.

The division of responsibility between the controller and signal generator allows the use of measurement equipment from various manufacturers. Adding a different meter to the system requires only that a new driver module be written for the controller.

NOTE

The accuracy of the remote calibration procedure depends largely on the design of the controller software. Before sending the result to the 6082A, determine that the readings are settled, and average several readings. Where applicable, apply meter-specific calibration factors to the readings.

Sample controller programs for each remote procedure are included in Appendix G. The programs are written in Fluke BASIC and are provided as examples of the programs that will run on a Fluke 1722A controller.

Calibration Data

4-4.

After making internal adjustments, the signal generator stores calibration data along with compensation data in non-volatile memory. Two copies of data provide a redundant storage scheme to enhance data integrity. The two copies are stored in separate locations: one copy is stored in the battery-backed RAM and an identical copy is stored in the EEPROM.

Calibration data are generated either by the Fluke factory or by the user. Each calibration data segment contains a data origin code that specifies how the data segment was created.

The calibration and compensation data origin codes display when special function 05 is entered. Origin code 00 signifies that the data originated at the Fluke factory; therefore, no user calibration or compensation procedures have been performed. If any user calibration procedures have been performed, the corresponding code is displayed. For example, if the AM calibration procedure has been performed by the user, the data origin special function displays the code 528. A complete list of the data origin codes is given in Appendix F.

Refer to the Operator Manual for more information about special functions.

CALIBRATION SETUP

4-5.

Before beginning the procedures, set the rear panel slide switch labeled CAL|COMP to the 1 (on) position. Setting the rear panel switch to this position causes the CAL and COMP annunciators to blink, indicating that a calibration procedure can be selected when is pressed. When a calibration procedure is initiated, the CAL and COMP annunciators stop blinking and the CAL annunciator remains lit until the procedure is complete. When the rear panel switch is in the 0 (off) position, the data is write-protected in hardware.

AM CALIBRATION

4-6.

The AM calibration procedures allow a single point calibration of the am depth. An RF modulation meter is connected to the 6082A's RF output and the AM calibration factor is adjusted based on the meter reading. The parameters specific to this procedure are listed below:

- Adjustment Range: $\pm 5\%$ AM Depth
- Adjustment Resolution: 0.1%
- Target Value: 50.0%
- RF Frequency: 300.000000 MHz
- RF Level: +10.0 dBm
- Internal AM: ON
- Modulation Frequency: 1 kHz
- External Equipment: RF Modulation Analyzer (HP 8901A or equivalent)

When performing the front panel procedure, use the edit knob to adjust the AM depth until the measured AM depth matches the target value. During the remote calibration procedure, a program running on an IEEE-488 bus controller directs the procedure.

Both the front panel and remote calibration procedures reconfigure the front panel display in the following ways: the target level displays in the modulation field, the RF frequency displays in the frequency field, the adjustment value displays in the amplitude field, and the CAL annunciator lights.

All adjustments update a temporary copy of the AM calibration factor. The copy in the calibration memory updates only after the store command is given explicitly. After the store command has been given, the internal calibration factor is calculated from the displayed adjustment value and is stored in the calibration memory. Subsequent AM programming commands use the new calibration factor.

Front Panel AM Calibration Procedure

4-7.

This procedure disables several of the front panel controls or causes them to operate differently than they normally do. It also reconfigures the display.

Table 4-1 lists the front panel controls used in the calibration procedures and describes the function of each.

Proceed as follows to perform the front panel AM calibration procedure:






1. Set the rear panel CAL|COMP switch to 1 (on) position.
2. Enter special function 991 to initiate the AM calibration procedure.
3. Connect the RF OUTPUT of the 6082A to the modulation meter.
4. Select the peak+ mode, enable the 50-Hz high-pass filter, and enable the 3 kHz low-pass filter on the modulation meter.
5. Use the edit knob to change the adjustment value until the modulation meter reads 50.0%.
6. Press twice to store the new data.

Remote AM Calibration Procedure

4-8.

The following paragraphs describe the remote AM calibration procedure, the remote commands needed for this procedure, and the elements required to build a functioning controller program. Refer to the Remote Calibration, earlier in this section, for general information about remote calibration.

Table 4-1. Front Panel Controls Function for Calibration Procedures

CONTROLS	FUNCTION AND DESCRIPTION
	Bright-Digit Editing
KNOB	Turn the edit knob to change the adjustment value. Use the left/right arrow keys to move the bright-digit within the adjustment field. The bright-digit is always located in the adjustment field.
	RF on/off Toggles the RF output on/off.
	Overrange/uncal or Rejected Entry Status Normally displays the overrange/uncal status. Displays the rejected entry status code if there is a rejected entry.
	Store Measured Data Press once; the prompt "Sto ?" is displayed. Press again to store the data. The message "-- Sto --" is displayed to confirm the selection. The updated calibration factor is stored in the calibration memory, and the last valid instrument state is restored. Press any other key to cancel the store operation and resume the procedure.
	Abort the Cal Procedure Press once; the prompt "Clr ?" is displayed. Press again to abort the procedure. The message "-- Clr --" is displayed to confirm the selection. All measured data is discarded and the previous instrument state is restored. Press any other key to resume the procedure.

A sample controller program for the remote AM calibration procedure is contained in Appendix G. The program is written in Fluke BASIC and is provided as an example of the programs that will run on a Fluke 1722A controller.

Table 4-2 provides information needed to create a remote calibration program. This table lists specific commands that must be included in the AM calibration program. Table 5B-3 in Section 5B of the Operator Manual describes the syntax of each command.

Figure 4-2 outlines the operation of the program in this procedure.

Table 4-2. Remote Programming Commands for AM Calibration Procedure

COMMANDS	DESCRIPTION
CAL_AM	Initiate the remote AM calibration procedure
CC_RDAM	Send the mod meter reading to the 6082A
CC_FREQ?	Request the RF frequency
CC_TARGET?	Request the target value
RFOUT	Program the RF output on/off
CC_SAVE	Save the measured data
CC_EXIT	Abort the cal procedure immediately
ERROR?	Request the rejected entry status
STATUS/STATUS?	Load/Request the overrange/uncal status

```
Initiate the AM calibration procedure with "CAL_AM"  
Initialize modulation meter  
  
MAIN_LOOP:  
  Request the RF frequency with "CC_FREQ?"  
  
  If( frequency = 9e9) goto DONE  
  
  Read modulation meter  
  Send reading to 6082A with "CC_RDAM"  
  
  Goto MAIN_LOOP  
  
DONE:  
  Store new data in calibration memory with "CC_SAVE"  
End
```

Figure 4-2. Structure of the AM Calibration Program

Proceed as follows to initiate the remote AM calibration procedure:

1. Set the rear panel CAL|COMP switch to 1 (on) position.
2. Initiate the bus controller program.

During the operation of the remote calibration procedure, the controller requests the signal generator's center frequency with the command CC_FREQ? and waits for a response.

When a response is received, the controller gets a modulation meter reading. The controller program ensures that each modulation meter reading is settled before sending the reading to the signal generator with the command CC_RDAM.

The signal generator receives the reading, adjusts its internal settings, and programs the new AM depth. The program continues to loop until the signal generator receives two consecutive readings within an error tolerance of 0.1%. At that point it considers the adjustment value correct and returns the end code "9E+09, HZ" to the controller in response to the CC_FREQ? command.

The program exits the main loop and saves the data by sending out the CC_SAVE command.

FM CALIBRATION

4-9.

The FM calibration procedure allows a single point calibration (see listing below) of the FM deviation. The adjustment of the FM calibration factor is based on the reading of an RF modulation meter connected to the 6082A's RF output. The specific parameters for this procedure are listed below:

- Adjustment Range: ± 10 kHz
- Adjustment Resolution: 0.1 kHz

- Target Value: 100 kHz
- Frequency: 640.000000 MHz
- RF Level: +10.0 dBm
- Internal FM: ON
- Modulation Frequency: 1 kHz
- External Equipment: RF Modulation Analyzer (HP 8901A or equivalent)

To perform the front panel procedure, use the edit knob to adjust the FM deviation until the measured deviation matches the target value. During the remote calibration procedure, a program running on an IEEE-488 bus controller directs the procedure.

Both the front panel and remote calibration procedures reconfigure the front panel display in the following ways: the target level displays in the modulation field, the RF frequency displays in the frequency field, the adjustment value displays in the amplitude field, and the CAL annunciator lights.

All adjustments update a temporary copy of the FM calibration factor. The copy in the calibration memory is updated only after the store command is given explicitly. After the store command has been given, the internal calibration factor is calculated from the displayed adjustment value and is stored in the calibration memory. Subsequent FM programming commands use the new calibration factor.

Front Panel FM Calibration Procedure

4-10.

The display is reconfigured for the front panel FM calibration procedure. Several of the front panel controls are disabled or operate differently than they normally do. Table 4-1 lists the active front panel controls and describes their function during the calibration procedure.

Proceed with the following steps to execute the front panel FM calibration procedure:

1. Set the rear panel CAL|COMP switch to the 1 (on) position.
2. Enter special function 992 to initiate the FM procedure.
3. Connect the 6082A's RF OUTPUT to the modulation meter.
4. Select the peak+ mode, enable the 50 Hz high-pass filter, and enable the 3 kHz low-pass filter on the modulation meter.
5. Use the edit knob to change the adjustment value until the modulation meter reads 100 kHz.
6. Press the key twice to store the new data.

Remote FM Calibration

4-11.

The following paragraphs describe the remote FM calibration procedure, the remote commands needed for this procedure, and the elements required to build a functioning controller program. Refer to the Remote Calibration, earlier in this section, for general information about remote calibration.

CLOSED-CASE CALIBRATION

A sample controller program for the remote FM calibration procedure is contained in Appendix G. The program is written in Fluke BASIC and is provided as an example of the programs that will run on a Fluke 1722A controller.

Table 4-3 provides information needed to create a remote calibration program. This table lists specific commands that must be included in the FM calibration program. Table 5B-3 in Section 5B of the Operator Manual describes the syntax of each command.

Table 4-3. Remote Programming Commands for FM Calibration Procedure

COMMANDS	DESCRIPTION
CAL_LEVEL	Initiate the remote level calibration procedure
CC_RDPOWER	Send the power meter reading to the 6082A
CC_FREQ?	Request the RF frequency
CC_TARGET?	Request the target value
RFOUT	Program the RF output on/off
CC_SAVE	Save the measured data
CC_EXIT	Abort the cal procedure immediately
ERROR?	Request the rejected entry status
STATUS/STATUS?	Load/Request the overrange/uncal status

Figure 4-3 outlines the operation of the program in this procedure.

```
Initiate the FM calibration procedure with "CAL_FM"  
Initialize modulation meter  
  
Main Loop  
    Request the RF frequency with "CC_FREQ?"  
  
    If( frequency = 9e9) goto DONE  
  
    Read modulation meter  
    Send reading to 6082A with "CC_RDFM"  
  
    Goto Main Loop  
  
DONE  
Store new data in calibration memory with "CC_SAVE"  
End
```

Figure 4-3. Structure of the FM Calibration Program

Proceed as follows to initiate the remote FM calibration procedure:

1. Set the rear panel CAL|COMP switch to 1 (on) position.
2. Initiate the bus controller program.

The bus controller initiates the procedure with the CAL_FM command. The controller requests the signal generator's center frequency with the CC_FREQ? command and waits for a response.

When a response is received, the controller gets a mod meter reading. The controller program ensures that each meter reading is settled before sending the reading to the signal generator with the command CC_RDFM.

Each time the signal generator receives a reading from the controller, it adjusts its internal settings and programs the new FM deviation.

The program remains in the main loop until the signal generator receives two consecutive readings within 0.1 kHz of the target value (100 kHz). At this time it considers the displayed adjustment value correct and returns the end code "9E+09, HZ" in response to the CC_FREQ? command.

The program exits the main loop and saves the data by sending out the CC_SAVE command.

RF LEVEL CALIBRATION

4-12.

The RF level calibration procedures perform a single-point calibration of the RF output level. An RF power meter is connected to the signal generator's RF OUTPUT and the level calibration factor is adjusted based on the meter reading. The parameters specific to this procedure are as follows:

- Adjustment Range: ± 1.00 dB
- Adjustment Resolution: 0.01 dB
- Target Value: 10.0 dBm
- Frequency: 300.000000 MHz
- RF Level: +10.0 dBm
- External Equipment: RF Power Meter (HP 436A or equivalent)

When performing the front panel procedure, use the edit knob to adjust the level until the measured level matches the target level. The remote calibration procedure is controlled by a program running on an IEEE-488 bus controller.

Both the front panel and remote calibration procedures reconfigure the front panel display in the following ways: the target level displays in the modulation field, the RF frequency displays in the frequency field, the adjustment value displays in the amplitude field, and the CAL annunciator lights.

All adjustments update a temporary copy of the adjustment value. The copy in the calibration memory is updated only after the store command is given explicitly by the user or remote controller. After the store command is received by the signal generator, the internal calibration factor is calculated from the displayed adjustment value and is stored in the calibration memory. Subsequent amplitude programming commands use the new calibration factor.

Front Panel Level Calibration Procedure

4-13.

The display is reconfigured for the procedure. Several of the front panel controls are disabled or operate differently than they normally do.

Table 4-1 lists the active front panel controls and describes the function of each.

Proceed as follows to execute the front panel level calibration procedure:

1. Set the rear panel CAL|COMP switch to the 1 (on) position.
2. Enter special function 993 to initiate the level calibration procedure.
3. Connect the signal generator's RF OUTPUT to the power meter.
4. Set the appropriate power meter calibration factor (if required) and zero the power meter.
5. Use the edit knob to change the adjustment value until the power meter reads +10 dBm.
6. Press the key twice to store the new data.

Remote Level Calibration Procedure

4-14.

The following paragraphs describe the remote level calibration procedure, the remote commands needed for this procedure, and the elements required to build a functioning controller program. Refer to Remote Calibration, earlier in the section, for general information about remote calibration.

A sample controller program for the remote level calibration procedure is contained in Appendix G. The program is written in Fluke BASIC and is provided as an example of the programs that will run on a Fluke 1722A controller.

Table 4-4 provides information needed to create a remote calibration program. This table lists specific commands that must be included in the level calibration program. Table 5B-3 in Section 5B of the Operator Manual describes the syntax of each command.

Figure 4-4 outlines the operation of the program in this procedure.

Proceed as follows to initiate the remote level calibration procedure:

1. Set the rear panel CAL|COMP switch to 1 (on) position.
2. Initiate the bus controller program.

Table 4-4. Remote Programming Commands for Level Calibration Procedure

COMMANDS	DESCRIPTION
CAL_LEVEL	Initiate the remote level calibration procedure
CC_RDPOWER	Send the power meter reading to the 6082A
CC_FREQ?	Request the RF frequency
CC_TARGET?	Request the target value
RFOUT	Program the RF output on/off
CC_SAVE	Save the measured data
CC_EXIT	Abort the cal procedure immediately
ERROR?	Request the rejected entry status
STATUS/STATUS?	Load/Request the overrange/uncal status

```

Initiate the level calibration procedure with "CAL_LEVEL"
Initialize power meter

Main Loop
  Request the RF frequency with "CC_FREQ?"

  If( frequency = 9e9) goto DONE

  Read power meter
  Send reading to 6082A with "CC_RDPOWER"

  Goto Main Loop

DONE
Store new data in calibration memory with "CC_SAVE"
End

```

Figure 4-4. Basic Structure of Level Calibration Program

The bus controller initiates the procedure by sending out the CAL_LEVEL command. The controller requests the signal generator's center frequency with the CC_FREQ? command and waits for a response.

When the signal generator responds, the controller gets a power meter reading and sends it to the signal generator with the CC_RDPOWER command. The controller program ensures that each reading is settled before sending the reading to the signal generator.

Each time the signal generator receives a reading from the controller, it adjusts its internal settings and programs the new level. The program remains in the main loop until the signal generator receives two consecutive readings within 0.01 dB of the target value (10.00 dBm). The signal generator then considers the displayed adjustment value correct and returns the end code "9E+09, HZ" in response to the CC_FREQ? command.

The program exits the main loop and the saves the data by sending out the CC_SAVE command.

REFERENCE OSCILLATOR CALIBRATION

4-15.

The reference oscillator calibration procedures perform a single-point calibration of the internal 10-MHz reference oscillator. A frequency counter is connected to the 6082A's RF OUTPUT, and the reference oscillator calibration factor is adjusted based on the counter reading. The following lists the specific parameters of this procedure:

- Adjustment Range: 256 counts (6 ppm minimum)
- Adjustment Resolution: 1 count
- Target Value: 100 MHz
- RF Frequency: 100 MHz
- External Equipment: Frequency Counter (Fluke 1953A or equivalent)

When performing the front panel procedure, use the edit knob to adjust the calibration factor until the measured frequency matches the target value. During the remote calibration procedure, a program running on an IEEE-488 bus controller directs the procedure.

Both the front panel and remote calibration procedures reconfigure the front panel display in the following ways: the target level displays in the modulation field, the RF frequency displays in the frequency field, the adjustment value displays in the amplitude field, and the CAL annunciator lights.

The signal generator saves a copy of all adjustment values in temporary memory until it receives the store command. After receiving the store command, the signal generator calculates the internal calibration factor from the displayed adjustment value stores it in the calibration memory.

NOTE

This procedure can be used only to adjust the frequency of the internal reference oscillator. It cannot be used to adjust the frequency of the optional high-stability or medium-stability references (Options -130 and -132).

Front Panel Reference Oscillator Calibration Procedure

4-16.

The display is reconfigured for the procedure. Several of the front panel controls are disabled or operate differently than they normally do.

Table 4-1 lists the active front panel controls and describes the function of each.

Proceed as follows to execute the front panel reference oscillator calibration procedure:

1. Set the rear panel CAL|COMP switch to the 1 (on) position.
2. Enter special function 994 to initiate the oscillator calibration procedure.
3. Connect the 6082A's RF OUTPUT to the FLUKE 1953A's FREQA input.

4. Select the FREQA input, 1 second gate time, and the continuous trigger mode.
5. Use the edit knob to change the adjustment value until the counter reads 100 MHz.
6. Press the STO key twice to store the new data.

Remote Reference Oscillator Calibration Procedure

4-17.

The following paragraphs describe the remote reference oscillator calibration procedure, the remote commands needed for this procedure, and the elements required to build a functioning controller program. Refer to Remote Calibration, earlier in this section, for general information about remote calibration.

A sample controller program for the remote reference oscillator calibration procedure is contained in Appendix G. The program is written in Fluke BASIC and is provided as an example of the programs that will run on a Fluke 1722A controller.

Table 4-5 provides information needed to create a remote calibration program. This table lists specific commands that must be included in the reference oscillator calibration program. Table 5B-3 in Section 5B of the Operator Manual describes the syntax of each command.

Table 4-5. Remote Programming Commands for Reference Oscillator

COMMANDS	DESCRIPTION
CAL_REFOSC	Initiate the remote reference oscillator calibration pr
CC_RDFREQ	Send the counter reading to the 6082A
CC_FREQ?	Request the RF frequency
CC_TARGET?	Request the target value
RFOUT	Program the RF output on/off
CC_SAVE	Save the measured data
CC_EXIT	Abort the cal proce → immediately
ERROR?	Request the rejected entry status
STATUS/STATUS?	Load/Request the overrange/uncal status

Figure 4-5 outlines the operation of the program in this procedure.

Proceed as follows to initiate the remote reference oscillator calibration procedure:

1. Set the rear panel CAL|COMP switch to 1 (on) position.
2. Initiate the bus controller program.

The bus controller initiates the calibration procedure by sending out the CAL_REFOSC command. The controller requests the center frequency of the signal generator with the CC_FREQ? command and waits for a response.

When the signal generator responds, the controller gets a counter reading, ensures that the reading is settled, and sends it to the signal generator with the command CC_RDFREQ.

CLOSED-CASE CALIBRATION

```
Initiate the reference oscillator calibration procedure with "CAL_REFOSC"  
Initialize frequency counter  
  
Main Loop  
  Request the RF frequency with "CC_FREQ?"  
  
  If( frequency = 9e9) goto DONE  
  
  Read frequency counter  
  Send reading to 6082A with "CC_RDFREQ"  
  
  Goto Main Loop  
  
DONE  
Store new data in calibration memory with "CC_SAVE"  
End
```

Figure 4-5. Basic Structure of the Reference Oscillator Calibration Program

Each time the signal generator receives a reading from the controller, it adjusts its internal settings and programs the new reference oscillator DAC setting.

The program remains in the main loop until the signal generator receives two consecutive readings within 10 Hz of the target value (100 MHz). At that point, the signal generator considers the displayed adjustment value correct and returns the end code "9E+09, HZ" in response to the CC_FREQ? command.

The program exits the main loop and saves the data by sending out the CC_SAVE command.

Section 5

Access Procedures

INTRODUCTION

5-1.

Section 5 describes access procedures for the following major assemblies:

- Front Panel Section
- Rear Panel Section
- A2 Coarse Loop PCA
- A3 Subsynthesizer VCO PCA
- A4 Subsynthesizer PCA
- A5 Coarse Loop VCO PCA
- A6 Mod Oscillator PCA
- A9 Sum Loop VCO PCA
- A12 Sum Loop PCA
- A13 Controller PCA
- A14 FM PCA
- A22 Delay Line Assembly
- A31 Output PCA
- A32 Premodulator PCA
- A33 Modulation Control PCA
- A35 Attenuator/RPP Assembly

Some assemblies found in the Signal Generator are not listed here because access descriptions are not required to remove them.

SAFETY

5-2.

Read the following paragraphs for important information on how to safely access the assemblies in the Signal Generator.

Refer to the safety sheet at the front of the manual for additional safety information.

WARNING

TO AVOID ELECTRIC SHOCK, DISCONNECT THE POWER CORD BEFORE REMOVING COVERS FROM THE SIGNAL GENERATOR.

The Signal Generator remains energized when the POWER switch is in the STBY position. Before accessing circuit boards, disconnect ac power by unplugging the power cord from the rear panel power receptacle before removing protective panels, replacing components, or soldering.

Some components and assemblies in the Signal Generator are susceptible to damage from electrostatic discharge. Refer to the parts lists in Section 8. Static sensitive components and assemblies are marked with an asterisk (*).

Refer to the Static Awareness sheet that appears at the front of this section for guidelines on proper handling of static sensitive devices.

PIVOTING SYNTHESIZER MODULE WARNING **5-3.**

To gain access to many of the circuit boards in the synthesizer module, you must raise a pivoting module. This synthesizer module is heavy and could cause severe injury if it were to drop unexpectedly. A gas strut holds the module in the raised position while the unit is being serviced. When raising or lowering the module, observe the following warning to avoid injury.

WARNING

THE SYNTHESIZER MODULE IS HEAVY AND MAY CAUSE INJURY IF IT COLLAPSES. READ THE INSTRUCTIONS ON THE DECAL AFFIXED TO THE MODULE OR THE PROCEDURE IN THIS MANUAL BEFORE RAISING THE MODULE. TEST THE GAS STRUT SUPPORT BY ATTEMPTING TO CLOSE THE MODULE RAPIDLY. THE STRUT SHOULD RESIST RAPID CLOSING OF THE MODULE.

A decal on the synthesizer module and the text under "Raising and Lowering the Synthesizer Module" describe the correct method of opening and closing the module. Read that information before attempting to raise the pivoting module.

LOCATION OF MAJOR ASSEMBLIES **5-4.**

In Section 8, List of Replaceable Parts, illustrations show the location of the major assemblies of the Signal Generator.

Refer to Section 6, Circuit Descriptions, Troubleshooting, and Alignment for information on exchanging modules.

ACCESS INSTRUCTIONS **5-5.**

Access instructions for some assemblies of the 6082A Signal Generator are provided in the following paragraphs.

To install the assemblies, reverse the disassembly steps. Be certain the pin connectors and filter sockets are straight when replacing a printed circuit assembly (pca). Make sure that pca pulls and RF cables are not pinched between the modules and module covers.

Removing the Front Panel Section **5-6.**

Proceed as follows to remove the front panel section:

1. Remove the two #6 pan-head screws that attach the RF connector bracket to the output module near the A35 Attenuator assembly. One screw is accessible from the top of the instrument, the other from the bottom.

2. Disconnect the RF output cable W1 from the Type "N" RF OUTPUT connector J1.
3. Remove the decals from both front panel handles. (Removing the decals ruins them. To restore instrument appearance to new condition, attach new decals when reassembling. The decal part number is listed in Section 8, Table 8-1.)
4. Remove the five flat-head screws from each front panel handle, and slide the front panel forward.
5. Disconnect power ribbon cable W20 and controller ribbon cables W18 and W36 from the front panel A1 Display PCA.
6. Disconnect the inner part of the BNC connectors on the mod input and mod output cables W2, W3, W4, and W5.

Removing the Rear Panel Section

5-7.

Proceed as follows to remove the rear panel section:

1. Disconnect the synthesizer and output module power cables W22 and W23, and the front panel power cable W20 from the A15 Power Supply PCA.
2. Disconnect the controller-IEEE ribbon cable W17 from the A16 IEEE PCA.
3. Disconnect the REF IN and REF OUT RF cables W6 and W7 from the synthesizer module.
4. Remove the decals from both rear panel handles. (Removing the decals ruins them. To restore instrument appearance to new condition, attach new decals when reassembling. The decal part number is listed in Section 8, Table 8-1.)
5. Remove the five flat-head screws from each handle. Remove the rear panel section.

Raising and Lowering the Synthesizer Module

5-8.

The synthesizer module, which must be raised to gain access to many of the circuit boards, is very heavy. For protection, a gas strut is installed to support the module. The top (synthesizer) module pivots up to allow access to all parts of the Signal Generator. To avoid injury when raising or lowering the module, read the following warning and observe the following procedures.

WARNING

THE SYNTHESIZER MODULE IS HEAVY AND MAY CAUSE INJURY IF IT COLLAPSES. READ THE INSTRUCTIONS ON THE DECAL AFFIXED TO THE MODULE OR THE FOLLOWING PROCEDURE BEFORE RAISING THE MODULE. TEST THE GAS STRUT SUPPORT BY ATTEMPTING TO RAPIDLY CLOSE THE MODULE. THE STRUT SHOULD RESIST RAPID CLOSING OF THE MODULE.

ACCESS PROCEDURES

Proceed as follows to raise the synthesizer module:

1. Remove the three #8 pan-head screws that secure the module to the chassis sides.
2. Grasp the handle and lift the module.
3. Lock the module in the up position by inserting two of the previously removed #8 screws into the bosses protruding from the chassis sides near the hinges.

Proceed as follows to lower the synthesizer module:

1. Support the module in the raised position and remove the two lock-up screws.
2. Keep hands clear and use the handle to lower the module.
3. Lock the module in the down position using the three #8 pan-head screws.

CAUTION

THE GAS STRUT CAN SWING THE SYNTHESIZER MODULE OPEN WHEN THE INSTRUMENT IS TURNED ON ITS SIDE. TO AVOID THIS, ALWAYS LOCK THE SYNTHESIZER MODULE IN THE DOWN POSITION AFTER LOWERING IT.

Removing the A2 Coarse Loop PCA

5-9.

Proceed as follows to remove the A2 Coarse Loop PCA:

1. Disconnect RF cables W6, W7, and W15 from the connectors at the rear of the synthesizer module, and remove the nuts and lock washers from the connectors.

WARNING

THE SYNTHESIZER MODULE IS HEAVY AND MAY CAUSE INJURY IF IT COLLAPSES. READ THE INSTRUCTIONS ON THE DECAL AFFIXED TO THE MODULE OR THE PROCEDURE IN THIS MANUAL BEFORE RAISING OR LOWERING THE MODULE.

2. Raise the synthesizer module.
3. Remove the #6 screws holding the bottom synthesizer module cover, and remove the cover.
4. Remove plug-in capacitor C1 and resistor R1, which are between the A22 Delay Cable assembly and the A2 Coarse Loop PCA.

NOTE

When reinstalling C1, be certain to put it between J1 on the A22 Delay Cable assembly and J9 on the A2 Coarse Loop. J2 on A22 and J10 on the A2 PCA are not used.

5. Remove the #6 screws holding the heat sinks on U305 and U310, and remove the heat sinks.

6. Remove the #6 screws holding the PCA.
7. Carefully remove the A2 Coarse Loop PCA.

Removing the A3 Subsynthesizer VCO PCA**5-10.**

Proceed as follows to remove the A3 Subsynthesizer VCO PCA:

1. Disconnect RF cable W13 from the connector at the front of the synthesizer module, and remove the nut and lock washer from the connector.

WARNING

THE SYNTHESIZER MODULE IS HEAVY AND MAY CAUSE INJURY IF IT COLLAPSES. READ THE INSTRUCTIONS ON THE DECAL AFFIXED TO THE MODULE OR THE PROCEDURE IN THIS MANUAL BEFORE RAISING OR LOWERING THE MODULE.

2. Raise the synthesizer module.
3. Remove the #6 screws holding the bottom synthesizer module cover, and remove the cover.
4. Remove the #6 screws holding the PCA.
5. Carefully remove the A3 Subsynthesizer VCO PCA.

Removing the A4 Subsynthesizer PCA**5-11.**

Proceed as follows to remove the A4 Subsynthesizer PCA:

1. Remove the #6 screws holding the top synthesizer module cover, and remove the cover. (The #10 screws are adjustment-access screws and need not be removed.)
2. Remove the #6 screws holding the PCA.
3. Carefully remove the A4 Subsynthesizer PCA.

Removing the A5 Coarse Loop VCO PCA**5-12.**

Proceed as follows to remove the A5 Coarse Loop VCO PCA:

WARNING

THE SYNTHESIZER MODULE IS HEAVY AND MAY CAUSE INJURY IF IT COLLAPSES. READ THE INSTRUCTIONS ON THE DECAL AFFIXED TO THE MODULE OR THE PROCEDURE IN THIS MANUAL BEFORE RAISING OR LOWERING THE MODULE.

1. Raise the synthesizer module.
2. Disconnect RF cable W14 from the connector at the front of the synthesizer module, and remove the nut and lock washer from the connector.

ACCESS PROCEDURES

3. Lower the synthesizer module.
4. Remove the #6 screws holding the top synthesizer module cover, and remove the cover. (The #10 screws are adjustment-access screws and need not be removed.)
5. Remove the #6 screws holding the PCA.
6. Carefully remove the A5 Coarse Loop VCO PCA.

Removing the A6 Mod Oscillator PCA

5-13.

Proceed as follows to remove the A6 Mod Oscillator PCA:

1. Remove the #6 screws holding the top synthesizer module cover, and remove the cover. (The #10 screws are adjustment-access screws and need not be removed.)
2. Remove the #6 screws holding the PCA.
3. Carefully remove the A6 Mod Oscillator PCA.

Removing the A31 Output PCA

5-14.

Proceed as follows to remove the A31 Output PCA:

WARNING

AVOID PERSONAL INJURY. THE SYNTHESIZER MODULE IS HEAVY; BE FAMILIAR WITH THE INSTRUCTIONS IN PARAGRAPH 5-8 BEFORE PERFORMING THE FOLLOWING PROCEDURE.

1. Raise the synthesizer module.
2. Disconnect RF cable W15 from the connector at the back of the output module, and remove the nut and lock washer from the connector.
3. Lower the synthesizer module.
4. Remove the #6 screws holding the bottom output module cover, and remove the cover. (The #10 screws are adjustment-access screws and need not be removed.)
5. Disconnect the RF cable, which is part of the A31 Output PCA, from the A32 Premodulator PCA.
6. Disconnect the two mod control-output ribbon cables W33 and W35 from the Output PCA.
7. Remove the #6 screws holding the output amplifier cover, and remove the cover.
8. Remove the #6 screws holding the output barrier.
9. Remove the remaining #6 screws holding the PCA. Do not remove the #4 screws that are in the output amplifier area.
10. Carefully remove the A31 Output PCA.

Removing the A9 Sum Loop VCO PCA**5-15.**

Proceed as follows to remove the A9 Sum Loop VCO PCA:

1. Remove the #6 screws holding the bottom output module cover, and remove the cover. (The #10 screws are adjustment-access screws and need not be removed.)
2. Remove plug-in capacitor C1 between the A32 Premodulator PCA and the A9 Sum Loop VCO PCA.
3. Remove the #6 screws holding the PCA.
4. Carefully remove the A9 Sum Loop VCO PCA.

Removing the A32 Premodulator PCA**5-16.**

Proceed as follows to remove the A32 Premodulator PCA:

1. Remove the #6 screws holding the bottom output module cover, and remove the cover. (The #10 screws are adjustment-access screws and need not be removed.)
2. Disconnect the RF cable, which is part of the A31 Output PCA, from the A32 Premodulator PCA.
3. Disconnect mod control-premodulator ribbon cable W34 from the A32 Premodulator PCA.
4. Remove plug-in capacitor C1 between the A32 Premodulator PCA and the A9 Sum Loop VCO PCA.
5. Remove the #6 screws holding the PCA.
6. Carefully remove the A32 Premodulator PCA.

Removing the A33 Modulation Control PCA**5-17.**

Proceed as follows to remove the A33 Modulation Control PCA:

1. Remove the #6 screws holding the bottom output module cover, and remove the cover. (The #10 screws are adjustment-access screws and need not be removed.)
2. Disconnect mod control-premodulator ribbon cable W34 from the A33 Mod Control PCA.
3. Disconnect mod control-output ribbon cables W33 and W35 from the A33 Mod Control PCA.
4. Remove the #6 screws holding the PCA.
5. Carefully remove the A33 Modulation Control PCA.

Removing the A12 Sum Loop PCA

5-18.

Proceed as follows to remove the A12 Sum Loop PCA:

1. Disconnect RF cables W13 and W14 from the connectors at the front edge of the output module, and remove the nuts and lock washers from the connectors.

WARNING

THE SYNTHESIZER MODULE IS HEAVY AND MAY CAUSE INJURY IF IT COLLAPSES. READ THE INSTRUCTIONS ON THE DECAL AFFIXED TO THE MODULE OR THE PROCEDURE IN THIS MANUAL BEFORE RAISING OR LOWERING THE MODULE.

2. Raise the synthesizer module.
3. Remove the #6 screws holding the top output module cover, and remove the cover. (The #10 screws are adjustment-access screws and need not be removed.)
4. Disconnect FM-sum loop ribbon cable W32 from the A12 Sum Loop PCA.
5. Remove plug-in capacitor C2 between the A12 Sum Loop PCA and the A14 FM PCA.
6. Remove the #6 screws holding the sum loop lid, and remove the lid.
7. Remove the #6 screws holding the PCA.
8. Carefully remove the A12 Sum Loop PCA.

Removing the A13 Controller PCA

5-19.

Proceed as follows to remove the A13 Controller PCA:

WARNING

THE SYNTHESIZER MODULE IS HEAVY AND MAY CAUSE INJURY IF IT COLLAPSES. READ THE INSTRUCTIONS ON THE DECAL AFFIXED TO THE MODULE OR THE PROCEDURE IN THIS MANUAL BEFORE RAISING OR LOWERING THE MODULE.

1. Raise the synthesizer module.
2. Remove the #6 screws holding the top output module cover, and remove the cover. (The #10 screws are adjustment-access screws and need not be removed.)
3. Disconnect front panel display ribbon cables W18 and W36 from the A13 Controller PCA.
4. Disconnect IEEE ribbon cable W17 from the A13 Controller PCA.
5. Disconnect controller-synthesizer ribbon cable W16 from the A13 Controller PCA.

6. Disconnect power supply cable W22 from the A13 Controller PCA.
7. Disconnect relay driver ribbon cable W19 from the A13 Controller PCA.
8. Remove the #6 screws holding the PCA.
9. Carefully remove the A13 Controller PCA.

Removing the A14 FM PCA**5-20.**

Proceed as follows to remove the A14 FM PCA:

WARNING

THE SYNTHESIZER MODULE IS HEAVY AND MAY CAUSE INJURY IF IT COLLAPSES. READ THE INSTRUCTIONS ON THE DECAL AFFIXED TO THE MODULE OR THE PROCEDURE IN THIS MANUAL BEFORE RAISING OR LOWERING THE MODULE.

1. Raise the synthesizer module.
2. Remove the #6 screws holding the top output module cover, and remove the cover. (The #10 screws are adjustment-access screws and need not be removed.)
3. Disconnect FM-sum loop ribbon cable W32 from the A14 FM PCA.
4. Remove plug-in capacitor C2 between the A12 Sum Loop PCA and the A14 FM PCA.
5. Remove the #6 screws holding the PCA.
6. Carefully remove the A14 FM PCA.

Removing the A35 Attenuator/RPP Assembly**5-21.**

Proceed as follows to remove the A35 Attenuator/RPP Assembly:

WARNING

THE SYNTHESIZER MODULE IS HEAVY AND MAY CAUSE INJURY IF IT COLLAPSES. READ THE INSTRUCTIONS ON THE DECAL AFFIXED TO THE MODULE OR THE PROCEDURE IN THIS MANUAL BEFORE RAISING OR LOWERING THE MODULE.

1. Raise the synthesizer module.
2. Disconnect the RF output cable W1 at the Attenuator.
3. Disconnect controller-relay driver ribbon cable W19 from A35.
4. Remove the 13 #6 screws holding the Attenuator.

Removing the A22 Delay Cable Assembly

5-22.

Proceed as follows to remove the A22 Delay Cable Assembly:

WARNING

THE SYNTHESIZER MODULE IS HEAVY AND MAY CAUSE INJURY IF IT COLLAPSES. READ THE INSTRUCTIONS ON THE DECAL AFFIXED TO THE MODULE OR THE PROCEDURE IN THIS MANUAL BEFORE RAISING OR LOWERING THE MODULE.

1. Raise the synthesizer module.
2. Remove the #6 screws holding the bottom synthesizer module cover, and remove the cover.
3. Remove plug-in capacitor C1 and resistor R1, which are between the A22 Delay Cable PCA and the A2 Coarse Loop PCA.

NOTE

When reinstalling C1, make sure to put it between J1 on the A22 Delay Cable assembly and J9 on the A2 Coarse Loop. J2 on A22 and J10 on the A2 PCA are not used.

4. Remove the four #6 screws holding the A25 Discriminator PCA. Do not remove the screws holding the clamp that attaches the delay line to the PCA.
5. Remove the two #6 screws holding the lower delay cable retainer.
6. Remove the two #6 screws holding the upper delay cable retainer that holds the A26 Delay Cable PCA in place. Do not remove the screws holding the clamp that attaches the delay line to the PCA; do not disconnect the SMA connector on the semi-rigid trim cable.
7. Remove the A22 Delay Line assembly.

Section 6

Circuit Description, Troubleshooting, and Alignment

INTRODUCTION

6-1.

Section 6 describes the component-level circuit operation of the 6082A Synthesized RF Signal Generator. In addition, this portion of the manual includes troubleshooting information and procedures for adjusting the circuit assemblies.

There are seven parts to Section 6: 6A through 6F, and this introductory section. Sections 6A through 6F are laid out similarly to each other. Each section contains a detailed circuit description, followed by troubleshooting information, and finally by adjustment procedures where they apply.

This introductory section presents additional information needed to replace assemblies, perform tests, decipher codes, and understand diagnostic functions. Since the information in these paragraphs applies to Sections 6A through 6E, we recommend that you read the rest of this section before proceeding. This section covers the following major topics:

- Troubleshooting the 6082A

General troubleshooting practices and information as they relate to the 6082A, plus parts replacement information.

- Module Replacement

Procedures for obtaining a replacement module, including part numbers for the assemblies. Also brief overview of adjustments necessary for each module.

- Updating Compensation Memory With Module Exchange Data

A procedure for transferring the compensation data to the new EPROM after exchanging a module.

- Self Tests Descriptions

Explanation of the power-up self tests and their codes.

- Status Signals and Status Codes

A listing of hardware status signals and their codes.

CIRCUIT DESCRIPTION, TROUBLESHOOTING, AND ALIGNMENT

- Software Diagnostic Functions

Descriptions of the built-in diagnostic functions.

Once you have determined the cause of the failure, proceed in one of the following three ways:

1. Return the failed Signal Generator to an authorized Fluke Service Center (refer to Section 8 for Service Center locations).
2. Identify the failed module and replace it through the Module Exchange Center (refer to the Module Replacement paragraph in this section.)
3. Troubleshoot and replace the failed components. Refer to Section 9 for part numbers and other ordering information when ordering components.

Refer to the information in the rest of this section to help you determine which module or component has failed.

TROUBLESHOOTING THE 6082A

6-2.

Signal generator failures may be caused by any of several conditions: operator error, out-of-specification performance, or by catastrophic failure. The functional block diagram, Figure 6-1, and the troubleshooting tree, Figure 6-2 will aid you in determining the cause of the Signal Generator malfunction.

Once you have isolated the problem to a specific area or circuit, the functional descriptions in Section 2, the information contained in this section, and the schematics in Section 8 will help you isolate the defective module or component. The Signal Generator must perform according to the specifications in Table 1-1 to be considered repaired and working properly.

Most operator errors are indicated by either a steady or flashing STATUS indicator or by the REJ ENTRY front panel display annunciator. However, some operator errors are not indicated this way, and may be mistaken for out-of-specification conditions. If you suspect an operator error, review the operating instructions in the Operator Manual.

Use the performance tests (Section 3, Performance Tests) to determine which parameters need adjustment. You can usually correct out-of-specification performance by performing the appropriate calibration procedure. (Refer to Section 4, Closed-Case Calibration.)

If the problem is not caused by an operator error and cannot be corrected by calibration, the Signal Generator has suffered a catastrophic failure. The status and self test failure codes usually provide a good indication of the cause of the failure. Use the troubleshooting tree along with the detailed troubleshooting information and the performance tests to help isolate the failure.




Figure 6-1. Functional Block Diagram

CIRCUIT DESCRIPTION, TROUBLESHOOTING, AND ALIGNMENT




Figure 6-2. Instrument Troubleshooting Tree

Parts Replacement**6-3.**

Most parts are replaced using ordinary methods. However, when replacing surface-components, use a 600° F soldering iron (such as an Ungar 50T7) with a number 76 heater, a number 88 tip, and 2% silver solder paste (such as Electro Science Fabrication SP-37D1, or similar wire solder).

See appropriate sections of this manual for information on components that require alignment, compensation, and/or calibration when they are replaced. Use the performance tests in Section 3 to verify the results of the repairs.

Refer to Section 7 for part numbers and other ordering information when ordering components.

MODULE REPLACEMENT**6-4.**

Figure 6-3, Assembly Location Block Diagram, illustrates the physical layout of the 6082A assemblies. This layout indicates how the pca's are interconnected and illustrates signal flow between assemblies.

To order a replacement module through the Module Exchange Center, use Table 6-1 to locate the part number for the assembly. This table identifies all assemblies that are available as a module exchange part.

Table 6-1. 6082A Module Exchange Assemblies

ASSEMBLY NO.	MEC P/N	DESCRIPTION
A1	882068	Display PCA
A2	882071	Coarse Loop PCA
A3	882076	Subsynthesizer VCO PCA
A4	882084	Subsynthesizer PCA
A5	882089	Coarse Loop VCO PCA
A6	882097	Mod Oscillator PCA
A7	882022	Relay Driver PCA
A9	882035	Sum Loop VCO PCA
A12	882043	Sum Loop PCA
A13	882048	Controller PCA
A14	882050	FM Board PCA
A15	882100	Power Supply PCA
A19	860858	Switch PCA
A22	860887	Delay Line Assembly (A25+A26+Delay Cable+Trim Cable)
A31	882331	Output PCA
A32	882118	Premodulator PCA
A33	882121	Mod Control PCA
A35	882027	Attenuator/RPP Assembly (A7+A34+A30)

CIRCUIT DESCRIPTION, TROUBLESHOOTING, AND ALIGNMENT




Figure 6-3. Assembly Location Block Diagram

The access procedures in Section 5 provide instructions for removing and replacing the modules. The paragraphs under the Module Replacement major heading briefly describe the available exchange modules and state whether adjustments are necessary after installing them in the Signal Generator. Refer to Sections 6A through 6F for details on troubleshooting mount and aligning the modules.

After replacing (and aligning if necessary) a module, proceed to Section 3 and perform the related performance tests to ensure that the failure has been fixed.

After verifying that the replacement module corrects the problem, pack the failed module in the shipping container (use the prepaid return shipping papers and label), and return it to your nearest Fluke Service Center.

A1 Display PCA 6-5.

Adjustments: None.

A2 Coarse Loop PCA 6-6.

Adjustments: None.

Perform Reference Oscillator Calibration as described under the heading with the same title in Section 4.

A3 Subsynthesizer VCO PCA 6-7.

Adjustments: R106 on Subsynthesizer PCA. See "SSB Mixer LO Drive Adjustment, R106" in Section 6C.

A compensation data EPROM containing VCO tuning data is included. See "Updating Compensation Memory With Module Exchange Data" in this section for data transfer instructions.

A4 Subsynthesizer PCA 6-8.

Adjustments: R106. See "SSB Mixer LO Drive Adjustment, R106" in Section 6C.

Perform Reference Oscillator Calibration as described under the heading with the same title in Section 4.

A5 Coarse Loop VCO PCA 6-9.

Adjustments: None.

Perform Coarse Loop compensation as described in Section 7.

A6 Mod Oscillator PCA 6-10.

Adjustments: None.

A7 Relay Driver PCA 6-11.

Adjustments: None.

A31 Output PCA

6-12.

Adjustments:

- R28, detector offset/linearity. See “Mod Control PCA Detector Offset Adjustment, R28, and Low Level Linearity Adjustment, R55” in Section 6D.
- R55, low level linearity. See “Mod Control PCA Detector Offset Adjustment, R28, and Low Level Linearity Adjustment, R55” in Section 6D.
- R20, RF Level adjustment. See “Mod Control PCA RF Level Adjustment, R20” in Section 6D.
- R10, AM Depth adjustment. See “Mod Control PCA AM Depth Adjustment, R10” in Section 6D.

A compensation data EPROM containing Output PCA level correction data is included. See “Updating Compensation Memory With Module Exchange Data” in this section for data transfer instructions.

A9 Sum Loop VCO PCA

6-13.

Adjustments:

- R51, AM Bandwidth adjustment. See “Premodulator PCA Bandwidth Adjustment, R51” in Section 6D.
- R23, Amplifier gain adjustment. See “Sum Loop VCO Assembly Adjustment” in Section 6C.

Perform Sum Loop compensation as described in Section 7.

A32 Premodulator PCA

6-14.

Adjustments: R51, AM Bandwidth adjustment. See “Premodulator PCA Bandwidth Adjustment, R51” in Section 6D.

A33 Modulation Control PCA

6-15.

Adjustments:

- R28, detector offset/linearity. See “Mod Control PCA Detector Offset Adjustment, R28, and Low Level Linearity Adjustment, R55” in Section 6D.
- R55, low level linearity. See “Mod Control PCA Detector Offset Adjustment, R28, and Low Level Linearity Adjustment, R55” in Section 6D.
- R20, RF Level adjustment. See “Mod Control PCA RF Level Adjustment, R20” in Section 6D.
- R10, AM Depth adjustment. See “Mod Control PCA AM Depth Adjustment, R10” in Section 6D.

A12 Sum Loop PCA**6-16.**

Adjustments:

- R23, Amplifier gain adjustment. See "Sum Loop VCO Assembly Adjustment" in Section 6C.
- R116, FM null adjustment. See "FM Null Adjustment, R116" in Section 6C.

A13 Controller PCA**6-17.**

Adjustments: None.

To preserve the instrument calibration/compensation data, transfer the battery backed RAM IC U8 and the EEPROM U9 from the old Controller PCA to the replacement controller. If either U8 or U9 are bad, review "Calibration/ Compensation Memory" (Section 6B) then replace the faulty IC.

A14 FM Board PCA**6-18.**

Adjustments:

- R107, FM deviation high-rate. See "Alignment of FM PCA (A14)" in Section 6E.
- R39, HIDEV volts/steering. See "Alignment of FM PCA (A14)" in Section 6E.
- R35, LOWDEV volt/steering. See "Alignment of FM PCA (A14)" in Section 6E.
- R116 on Sum Loop PCA. See "FM Null Adjustment, R116" in Section 6C.

A15 Power Supply PCA**6-19.**

Adjustments: None.

A19 Switch PCA**6-20.**

Adjustments: None.

A35 Attenuator/RPP Assembly (A7, A21, A30)**6-21.**

Adjustments: R20, RF Level. See "Mod Control PCA RF Level Adjustment, R20" in Section 6D.

A compensation data EPROM containing Attenuator/RPP level correction data is included. See "Updating Compensation Memory With Module Exchange Data" in this section for data transfer instructions.

A22 Delay Line Assembly (A25, A26, Delay Cable, Trim Cable)**6-22.**

Adjustments: None.

UPDATING COMPENSATION MEMORY WITH MODULE EXCHANGE DATA

6-23.

After installing the A35 Attenuator/RPP, A31 Output, or A3 Subsynthesizer VCO module exchange assemblies, load the data from the corresponding compensation EPROM into the compensation memory. The module exchange EPROM is installed in a socket on the A13 Controller PCA. Transfer the compensation data by one of three special functions, depending on which of the three assemblies has been replaced.

Perform the following steps to update the compensation memory with the new module exchange data:

1. Verify that the power to the 6082A Signal Generator is turned off.
2. Access the A13 Controller PCA as described by the access procedure in Section 5. Leave the controller in place with all cables attached since it must be operational.
3. Install the module exchange EPROM into the socket on the controller labeled U10.
4. Power up the 6082A.
5. Remove the sticker labeled "CAL|COMP" from the rear panel and set the CAL|COMP switch to the "1" position.
6. Verify that the CAL and COMP annunciators on the front panel are flashing.
7. Enter Special Function 961 to transfer the Attenuator/RPP data, Special Function 962 to transfer the Output data, or Special Function 963 to transfer the Subsynthesizer VCO data.
8. Respond to the prompt "Att Sto?", "Out Sto?" or "Sub Sto ?" by pressing the key.

The message "—Sto—" is displayed for 12 seconds for the Attenuator, and 5 seconds for the Output and Subsynthesizer while the data is transferred.

CAUTION

Do not turn the POWER switch off or change the CAL|COMP switch until the store operation is complete. Doing so could damage the contents of the compensation memory.

9. Set the rear panel CAL|COMP switch to the "0" position.
10. Verify that the CAL and COMP annunciators no longer flash.
11. Turn the power off and remove the module exchange EPROM, if desired.
12. Reassemble the instrument by reversing the disassembly steps.

SELF TEST DESCRIPTION**6-24.**

The instrument self tests are automatically performed on power-up or when initiated by Special Function 02. If any test fails, the message "FAIL" displays along with the corresponding status code. A complete list of the test failures displays upon completion. Use the **STATUS** key to scroll the list if there are more than four failures.

During the tests, the RPP relay opens to protect instruments connected to the RF OUTPUT from possible damage. The RF output (334-336) and pulse modulator (337 and 338) tests are not performed at power-up or by Special Function 02 because signals as high as -20 dBm may be present at the RF output connector during these tests. Use Special Function 06 to perform a complete self-test including the RF output and pulse modulator tests.

Special Function 904 runs the self tests in a troubleshooting mode. The software stops after each test that fails, leaving the hardware in the test configuration and the error code in the display. The RF OUTPUT is enabled so measurement equipment can be connected. Press any key to continue the test.

The self test results (see Table 6-2) can be displayed by entering Special Function 03. Status code 00 indicates no failures. Status code 301 indicates the tests were aborted before completion; therefore, the reported results may be incomplete.

Table 6-2. General Self Test Results

CODE	DESCRIPTION
00	No self test
301	Self tests aborted

Digital Tests**6-25.**

The digital tests (see Table 6-3) perform basic checks of the circuitry on the A13 Controller PCA.

Table 6-3. Digital Test Results

CODE	DESCRIPTION
302	Calibration/compensation memory checksum test failed
303	RAM test failed
304	EPROM test failed
305	Nonvolatile memory test failed
306	IEEE interface test failed

The calibration/compensation memory test verifies the CRC checksums of each calibration/compensation data segment in the battery-backed RAM (U8) and in the EEPROM (U9). If any of the tests fail, status code 302 is reported. See "Calibration/Compensation Memory Status" in Section 6B for further details.

CIRCUIT DESCRIPTION, TROUBLESHOOTING, AND ALIGNMENT

The system RAM (U6 and U7) is tested at power-up by writing data to each memory location and verifying that the same data can be read back. The four program EPROMs (U2, U3, U4 and U5) are tested by verifying their checksums. The nonvolatile RAM is tested by verifying the checksum of each memory location.

Communication with the IEEE-488 interface IC is verified by writing data to the IEEE-488 talker/listener IC (U28), then reading it back.

AM Tests

6-26.

The AM tests program normal and overmodulation conditions and then check the state of the ALC loop-level indicator. Table 6-4 lists the test conditions.

Table 6-6. Phase Modulation Test Conditions

CODE	ØM DEV	MOD FREQ	HIGH-RATE ØM	EXPECTED STATE OF FM LOOP
316	100 rad	1 kHz	Off	Locked
317	10 rad	20 kHz	On	Locked
RF Frequency = 640 MHz RF Amplitude = 0 dBm Mod Frequency = 1 kHz Internal ØM = On				

FM Tests

6-27.

The FM tests program normal and overmodulation conditions, then check the state of the FM loop-lock indicator. The locked condition is expected in four of the FM bands and once with the Low-Rate FM mode enabled. The unlocked condition is expected when a very wide deviation is programmed at a low modulation rate. Table 6-5 lists the test conditions.

Table 6-5. FM Tests

CODE	FM DEV	MOD FREQ	LOW-RATE FM	EXPECTED STATE OF FM LOOP
310	100 kHz	1 kHz	Off	Locked
311	4 MHz	30 Hz	Off	Unlocked
312	4 MHz	63 Hz	Off	Locked
313	20 kHz	1 kHz	Off	Locked
314	10 kHz	1 kHz	Off	Locked
315	60 kHz	30 Hz	On	Locked
RF Frequency = 640 MHz RF Amplitude = 0 dBm Mod Frequency = 1 kHz Internal FM = On				

ϕM Tests

6-28.

The phase modulation tests verify that the FM loop remains locked when two valid phase modulation settings are programmed. The first test is performed at a high deviation. The second test is performed with the high-rate ϕM mode enabled. Table 6-6 lists the test conditions.

Table 6-6. Phase Modulation Test Conditions

CODE	ϕM DEV	MOD FREQ	HIGH-RATE ϕM	EXPECTED STATE OF FM LOOP
316	100 rad	1 kHz	Off	Locked
317	10 rad	20 kHz	On	Locked
RF Frequency = 640 MHz RF Amplitude = 0 dBm Mod Frequency = 1 kHz Internal ϕM = On				

DC FM Test

6-29.

The dc FM test (see Table 6-7) verifies the operation of the DC FM status indicator. This indicator reports the relative position of the dc FM dac setting to the corresponding ac FM control voltage. When the dc FM dac is set to full scale, the indicator should report that it is too high.

Table 6-7. DC FM Tests

CODE	DCFM DAC	EXPECTED STATE OF DCFM HI/LO INDICATOR
319	4095	High
RF Frequency = 640 MHz RF Amplitude = 0 dBm		

Coarse Loop Tests

6-30.

The first three Coarse Loop tests in Table 6-8 program a frequency in each of the three coarse loop vco bands with the normal steering dac value. The loop should remain locked. The fourth test in the table programs a valid frequency but the steering dac is set to zero. This should force the loop to unlock.

Table 6-8. Coarse Loop Tests

CODE	COARSE LOOP FREQUENCY	COARSE STEER DAC	EXPECTED STATE OF COARSE LOOP
320	640 MHz	Normal	Locked
321	768 MHz	Normal	Locked
322	896 MHz	Normal	Locked
323	640 MHz	0	Unlocked

Subsynthesizer Tests

6-31.

The first Subsynthesizer test in Table 6-9 programs a valid frequency near the center of the Subsynthesizer range and expects the Subsynthesizer to remain locked. The next two tests in the table force the Subsynthesizer to frequencies outside of its normal operating range with the expectation that it will unlock.

Table 6-9. Subsynthesizer Tests

CODE	RF FREQUENCY	SUBSYNTHESIZER FREQUENCY	EXPECTED STATE OF SUBSYNTHESIZER
324	804.000000 MHz	240 MHz	Locked
325	800.000000 MHz	120 MHz	Unlocked
326	807.999999 MHz	350 MHz	Unlocked

Sum Loop Tests

6-32.

The first four Sum Loop tests in Table 6-10 program a frequency in each of the four Sum Loop VCO bands with the normal steering dac value with the expectation the loop will remain locked. The fifth test in the table programs a valid frequency but the steering dac is set to zero. This should force the loop to unlock.

The next two tests program 4 MHz of FM deviation at a low and a high modulation rate and with the expectation that the sum loop will remain locked.

Table 6-10. Sum Loop Tests

CODE	FREQUENCY	SUM STEER DAC	INT FM	FM DEV	MOD FREQ	EXPECTED STATE OF SUM LOOP
327	550 MHz	Normal	Off	-	-	Locked
328	700 MHz	Normal	Off	-	-	Locked
329	830 MHz	Normal	Off	-	-	Locked
330	975 MHz	Normal	Off	-	-	Locked
331	550 MHz	0	Off	-	-	Unlocked
332	800 MHz	Normal	On	4 MHz	50 kHz	Locked
333	800 MHz	Normal	On	4 MHz	63 Hz	Locked

RF OUTPUT Tests

6-33.

The RF output tests (see Table 6-11) verify the presence of an RF signal at the output of the Attenuator/RPP assembly. The sensitivity of the RPP detection circuitry is increased so that it can be used as a RF signal detector. The first test programs a high RF level at a frequency in the fundamental frequency band with the expectation that the RPP indicator will trip. The second test programs a high RF level at a frequency in the HET frequency band with the expectation that the RPP indicator will trip. The third test programs a level below the detector threshold with the expectation that the indicator will not trip.

Table 6-11. RF Output Tests

CODE	RF FREQUENCY	AMPLITUDE	EXPECTED STATE OF RPP INDICATOR
334	800 MHz	+16 dBm	Tripped
335	1 MHz	+16 dBm	Tripped
336	800 MHz	+7 dBm	Not tripped

Pulse Modulator Tests

6-34.

The Pulse Modulator Tests (see Table 6-12) configure the RPP circuitry to its high sensitivity mode as in the RF output tests. The first test programs a high RF level and enables the internal pulse. The internal modulation oscillator sends a steady logic "low" to the pulse modulator; therefore, the pulse modulator will attenuate the RF output, and the RPP indicator will not trip. The second test configures the mod oscillator to send a steady logic high to the pulse modulator; therefore, the pulse modulator will not attenuate the RF output, and the RPP indicator will trip.

Table 6-12. Pulse Modulator Tests

CODE	RF FREQUENCY	AMPLITUDE	PULSE CONTROL LOGIC LEVEL	EXPECTED STATE OF RPP INDICATOR
337	800 MHz	+16 dBm	Low	Not tripped
338	800 MHz	+16 dBm	High	Tripped

Filter Tests

6-35.

The Filter Tests (see Table 6-13) verify the selection and operation of each of the output filter and divider sections. The first group of tests program a frequency within the band of interest and programs the correct filter and divider settings. The ALC loop-leveled indicator should report that the loop is leveled.

The next group of tests program filter settings that do not correspond with the programmed frequency. The ALC loop-leveled indicator should report that the loop is unlevelled.

The third group of tests program the frequency just inside the passband of each of the double band filters and expect the ALC loop-leveled indicator to report that the loop is leveled.

The fourth group of tests program a frequency at either end of the double band with all filters disabled and expect the ALC loop-leveled indicator to report that the loop is unlevelled.

STATUS SIGNALS AND STATUS CODES

6-36.

Table 6-14. lists the major hardware status signals monitored by the software and the corresponding front panel status code.

CIRCUIT DESCRIPTION, TROUBLESHOOTING, AND ALIGNMENT

Table 6-13. 6082A Filter Tests

CODE	FREQUENCY	FREQ BAND	EXPECTED STATE OF ALC LOOP
339	20 MHz	15 to 22 MHz	Leveled
340	30 MHz	22 to 32 MHz	Leveled
341	40 MHz	32 to 47 MHz	Leveled
342	60 MHz	47 to 64 MHz	Leveled
343	100 MHz	64 to 128 MHz	Leveled
344	150 MHz	128 to 180 MHz	Leveled
345	200 MHz	180 to 256 MHz	Leveled
346	300 MHz	256 to 350 MHz	Leveled
347	400 MHz	350 to 512 MHz	Leveled
348	550 MHz	512 to 625 MHz	Leveled
349	650 MHz	625 to 730 MHz	Leveled
350	800 MHz	730 to 1056 MHz	Leveled
351 - 354 are not performed on the 6082A			
355	500 MHz	256 to 350 MHz	Unleveled
356	1024 MHz	512 to 730 MHz	Unleveled
357	1250 MHz	1056 to 1250 MHz	Leveled
358	1250 MHz	1250 to 1450 MHz	Leveled
359	1450 MHz	1250 to 1450 MHz	Leveled
360	1450 MHz	1450 to 1750 MHz	Leveled
361	1750 MHz	1450 to 1750 MHz	Leveled
362	1750 MHz	1750 to 2112 MHz	Leveled
363	1056 MHz	X2 Band, All filters off	Unleveled
364	2112 MHz	X2 Band, All filters off	Unleveled
Amplitude = 15.0 dBm			

Table 6-14. 6082 Status Signals and Codes



ASSEMBLY	STATUS CODE	SIGNAL	DESCRIPTION
A7 Attenuator/RPP	240	RPTRPL	RPP tripped
A32 Premodulator	241	ALCUNLVL	ALC loop unleveled or AM overmodulation
A4 Subsynthesizer	242	SUBUNLKL	Subsynthesizer unlocked
A2 Coarse Loop	243	CORUNLKL	Coarse loop unlocked
A12 Sum Loop	244	SUMUNLKL	Sum loop unlocked
A12 Sum Loop	245	SUMUNLVL	Sum loop unleveled
A2 Coarse Loop	246	REFUNLKL	Reference loop unlocked
A14 FM loop	247	FMUNLKL	FM loop unlocked or FM overmodulation

SOFTWARE DIAGNOSTIC FUNCTIONS**6-37.**

The instrument software includes built-in diagnostic functions to aid troubleshooting and alignment.

Digital Control Latch Test**6-38.**

Special Function 903, the Latch Test, generates continuous activity on the data and address buses so the activity can be monitored with an oscilloscope.

When the test is initiated, the message "LAtch AA" is displayed, and the bit pattern 10101010 (Hexadecimal AA) is written continuously to each of the decoded module I/O latch positions. The data is written to each address in sequence so that the activity on the address bus is regular. Pressing the STEP  key changes the displayed message to "LAtch 55", and the bit pattern is changed to 01010101 (Hexadecimal 55). Pressing the STEP  key changes the pattern back to 10101010. Press any other key to exit.

Instrument Diagnostic State**6-39.**

Special Function 909 programs the instrument to a predefined state used by several of the troubleshooting and alignment procedures. First, the instrument preset state (special function 01) is programmed to disable most special functions. Then, the diagnostic state is programmed immediately. The significant parameter settings of the diagnostic state are listed in Table 6-15.

Table 6-15. Parameter Settings of Diagnostic States

PARAMETER	SETTINGS
Frequency	300 MHz
Amplitude	-10.0 dBm
AM Depth	30.0 %
FM Deviation	5.00 kHz
Mod Frequency	1.00 kHz
All Modulation	Off

Set Internal DACs**6-40.**

All internal dacs can be simultaneously forced to a predetermined setting for troubleshooting and alignment by special function. The settings are described in Table 6-16.

NOTE

The Synthesizer DAC (U7) on the A6 Modulation Oscillator PCA cannot be set to mid scale with Special Function 942.

Table 6-16. Set Internal DACs Special Functions

CODE	FUNCTION
941	Set all dac's to zero
942	Set all dac's to mid scale
943	Set all dac's to full scale

Display Synthesizer Loop Frequencies

6-41.

The sum loop, coarse loop, and Subsynthesizer frequencies for the programmed RF output frequency can be displayed by the Special Functions listed in Table 6-17.

Table 6-17. Display Synthesizer Loop Frequencies Special Functions

CODE	FUNCTION
945	Display Sum Loop frequency
946	Display Coarse Loop frequency
947	Display Subsynthesizer frequency

Section 6A Power Supply

POWER SUPPLY BLOCK DIAGRAM

6A-1.

Refer to the Power Supply Block Diagram, Figure 6A-1, to identify the major functional sections of the power supply and for help in following the power and current paths of the power supply.

POWER SUPPLY CIRCUIT DESCRIPTION

6A-2.

Refer to the Power Supply schematic diagram in Section 10 while reading this description. The power supply provides all dc and ac power requirements for the Signal Generator. DC power is supplied to all system circuitry and operates the dc fan. AC power is used for filament heat for the front panel display.

The line voltage selector card, located in the case (rear panel) of the line fused receptacle/filter, accommodates the various line voltages that the instrument operates from. The card can be installed in any one of four configurations to allow selection of one of the following line voltages: 100, 110, 220, or 240V ac.

Line power passes through the line filter and fuse and is then routed to the primary winding of the power transformer. The transformer includes an additional safety device, which serves as a thermal shutoff to break the primary ac supply in case the transformer exceeds its safe operating temperature.

The secondary windings of the transformer are connected to a linear dc power supply assembly that provides the instrument with the supplies shown in Table 6A-1.

The front panel POWER pushbutton switches the instrument between the operate and standby modes. Note that the standby (STBY) mode, indicated by the illuminated yellow LED, does not remove power from the instrument. Two supplies continue to be active in the standby mode: the 23.4V supply and the display filament lines. Additionally, parts of the power supply, including the transformer secondary windings, rectifiers, and filter capacitors, are still energized.

Figure 6A-1 shows bridge rectifier configurations as well as the component designations for the various supplies. Rectifiers in the power supply are used in both a bridge and full-wave center-tapped configurations with capacitor input filters.

The +24V, +23.4V, -5V, 37V, and +30V supplies use conventional three-terminal IC regulators with internal current-limit and temperature protection.

POWER SUPPLY




Figure 6A-1. Power Supply Block Diagram

Table 6A-1. Supplies Provided by Power Supply Assembly

VOLTAGE	SUPPLY
+24V dc	Fan and Attenuator
+23.4V dc	Oven and Front Panel (Standby Supply)
+5.1V dc	Logic
+15V dc	Positive Analog
-15V dc	Negative Analog
+37V dc	Front Panel Display
+30V dc	High Voltage Analog
6V ac	Display Filament Lines

The two highest power regulators, +5.1V and +15V are very low noise, low ripple design. They use a high gain, low noise amplifier U1, in a closed loop circuit with high current sense FET transistors Q1 and Q2.

Overcurrent protection is provided to both the +5.1V and +15V supplies via sense FET series-pass element's (Q1 and Q2) internal current mirror, in conjunction with the differential amplifiers (U2). When the load current set by R6 or R18 exceeds the preset limit, zener diodes CR5 or CR9 turn on, triggering the gate of SCR Q4. This sets pin 5 of comparator U3 below its threshold voltage, set by R19 and R22. This sets the adjust terminal of the 37V regulator to -1.3V and turns off the 37V supply. When the 37V supply is turned off, the +30V, +5V reference, the +5.1V, +15V, and -15V supplies are also turned off. The 24V fan supply is not turned off on this current limit. Q4 acts as a memory element that requires resetting after it is turned on. This can be done by turning off the front panel POWER switch.

The +5V reference is adjusted to 5.10V (at TP6) via the supply adjustment potentiometer R41. This adjustment sets up the +5.1V, +15V, and -15V supplies. These supplies track the +5V reference.

The -15V supply is a low-noise, low-ripple design that uses a high-gain, low-noise amplifier (U1) in a closed-loop circuit with a conventional three-terminal IC regulator U6. This circuit provides current limit and temperature protection.

Diodes CR12 and CR14 protect the +15V and -15V regulated supplies from reverse voltages. CR20 protects the +5.1V supply from both reverse voltages and overvoltages.

A +6.2V supply is developed from the +37V supply through resistor R34 and zener diode CR15. The +6.2V supply is then applied to the center tap of the 6V ac filament supply. This provides the necessary grid bias for the front panel displays.

A -5V local supply (U5) is generated on the Power Supply PCA. This supply provides negative voltage to U1 and a -1.3V shut off voltage for U7, U9, and U3. Triac Q3 is a voltage surge protector that protects against line voltage surges as well as overvoltage in case the line power selector card is set incorrectly. When the voltage across the +5.1V secondary winding of the transformer is excessive, CR2 or CR3 conducts current and turns on the gate of Q3. When Q3 conducts, it shorts the secondary winding of the transformer and causes the power line fuse to blow.

To reduce power supply ripple, the common reference terminals of the voltage regulators are connected to an external ground point (P2) on the module section. To prevent damage to the power supply circuitry, all GND lines and the GND SENSE line are grounded to the chassis.

POWER SUPPLY TROUBLESHOOTING

6A-3.

WARNING

TO AVOID ELECTRIC SHOCK, USE EXTREME CAUTION WHEN TROUBLESHOOTING THE POWER SUPPLY. TURNING OFF THE FRONT PANEL POWER SWITCH DOES NOT REMOVE POWER FROM THE PCA. SOME POWER SUPPLY CIRCUITS REMAIN ENERGIZED AS LONG AS THE POWER CORD IS PLUGGED INTO AC LINE POWER.

To access the power supply, remove the rear panel from the instrument and remove the Power Supply PCA from its bracket.

Connect the GND lines and the GND SENSE lines to the controller connector (J4 pins 5,6,7) to reduce ground loops. Connect load resistors that correspond to the load current indicated on the power supply schematic to each of the voltage supply lines.

CAUTION

WHEN OPERATING THE POWER SUPPLY FOR LONGER THAN 5 MINUTES AT A TIME, MAKE SURE THE FAN IS AIMED AT THE POWER DISSIPATORS. FAILURE TO PROVIDE ADEQUATE AIR FLOW MAY DAMAGE POWER SUPPLY COMPONENTS.

Troubleshooting Procedure

6A-4.

Troubleshoot the power supply as described in the following procedure:

1. Set the power supply to the standby mode (front panel yellow LED on).
2. Verify that the two standby supplies are operating within their specified voltage ranges as listed below:
 - TP2, 23.4V supply = 24V ($\pm 5\%$)
 - TP14, -5V supply = -5V ($\pm 5\%$)

Next verify all other supplies are turned off.

- TP18, 24V supply = 0V ($\pm 0.1V$)
- TP6, +5.1V supply = 0V ($\pm 0.1V$)
- TP11, +15V supply = 0V ($\pm 0.1V$)
- TP16, -15V supply = 0V ($\pm 0.1V$)
- TP20, 37V supply = 0V ($\pm 0.1V$)
- TP21, 30V supply = 0V ($\pm 0.1V$)
- TP15, +5V reference = 0V ($\pm 0.1V$)

- a. If either of the 23.4V or -5V supplies are not at the specified voltage, check the unregulated supplies (TP13 and TP1, respectively).

- b. If some of the supplies that are supposed to be off are partially or fully turned on, check the 37V supply (TP20) voltage.
 - c. If the 37V supply is partially or fully on, check the standby switching circuit and the comparator operation (U3, Q5, R52).
3. Switch the power supply on by connecting the STANDBY line (J6 pin 4) to GND (J6 pin 7,8).
 4. Verify that all supplies are operating and are within the following specified levels:
 - TP18, 24V supply = 24V ($\pm 5\%$)
 - TP2, 23.4V supply = 24V ($\pm 5\%$)
 - TP6, +5.1V supply = 5.1V ($\pm 2\%$)
 - TP11, +15V supply = 15V ($\pm 4\%$)
 - TP16, -15V supply = -15V ($\pm 4\%$)
 - TP14, -5V supply = -5V ($\pm 5\%$)
 - TP20, 37V supply = 37V ($\pm 5\%$)
 - TP21, 30V supply = 30V ($\pm 5\%$)
 - TP15, +5V reference = 5V ($\pm 3\%$)
- a. If all supplies are at the appropriate voltages when in standby, but are not at the appropriate voltages when the power supply is turned on, the shutoff circuit may have failed caused a voltage failure. Verify a second time that the standby supplies are 24V $\pm 5\%$ and -5V $\pm 5\%$.
 - b. If the 24V fan supply is on and the rest of the supplies (except for 23.4 and -5V) are off, check the current limit circuitry (U2, CR5, CR9, Q4). A short of either the +15 or the +5.1V line could cause the current limit to trip and turn all non-standby supplies off (except the fan supply). In this case, verify that the voltage at TP22 is less than 1V, which indicates a current limit trip. To recover from a current limit shutoff, turn the power supply to standby operation (power switch off) for at least 5 seconds.
 - c. If only the +5V reference, +5.1V, +15V, and the -15V supplies are in error, check the +5V reference circuitry, since it is likely that the fault is with the reference supply circuitry, U1 and CR16.

POWER SUPPLY ADJUSTMENT PROCEDURE

6A-5.

A single potentiometer (R41) adjusts the voltage output of the three discrete supplies: the +5.1, +15, and -15V. To perform these adjustments, connect a voltmeter to the +5.1V supply (TP6), and adjust R41 for 5.1V ($\pm 0.05V$). Once the +5.1V supply is adjusted, both the +15 and the -15V supplies should operate at 15V $\pm 0.2V$.



Section 6B Digital Controller

DIGITAL CONTROLLER BLOCK DIAGRAM

6B-1.

The A13 Controller PCA, under the direction of the instrument software, handles the data interface between the front panel, remote interface, and 6082A functions. The controller is located in a top side compartment of the lower module section.

The controller consists of the following functional groups:

- Microprocessor
- Memory
- Memory Control
- Front Panel Interface
- IEEE-488 Interface
- Attenuator Control Interface
- Module I/O Interface
- Status and Control Latches

Refer to Figure 6B-1 to identify the major sections and trace signal paths.

DIGITAL CONTROLLER CIRCUIT DESCRIPTION (A13)

6B-2.

Microprocessor

6B-3.

The software is executed on a 68HC000 16-bit microprocessor. The 8-MHz digital system clock signal is generated by an oscillator made up of gates from U18 and crystal Y1.


Supply voltage monitor TL7705A (U13) generates the active low reset signal to the 68HC000. The reset signal is generated on power-up or when the +5V supply drops below +4.5V. The reset signal remains low for 200 ms.

Memory

6B-4.

The program instructions and constant data are stored in four 128-KB EPROMs, U2-U5. The stack and program variables are stored in two 32-KB static RAMs U6 and U7. Nonvolatile instrument state memory and one half of the redundant calibration/compensation memory are contained in battery-backed CMOS RAM U8. The other half of the redundant calibration/compensation memory is contained in EEPROM U9.

Figure 6B-1. A13 Controller Assembly Block Diagram



The rear panel CAL/COMP switch protects the calibration/compensation memory from accidental destruction.

Memory Control

6B-5.

Decoder PAL U11 decodes the memory selects and contains additional write-protection logic for calibration/compensation memory and the instrument states stored in the battery-backed RAM. Timing PAL U15 adds one wait state to each memory read or write cycle.

Individual upper-byte and lower-byte read and write enable signals are generated from 68HC000 control signals R/W, UDS, and LDS by U22. Signals RDU and RDL are read enables for the upper-byte and lower-byte respectively. Signals WRU and WRL are write enables for the upper-byte and lower-byte respectively.

Front Panel Interface

6B-6.

Data is transferred to and from the front panel circuitry through tri-state bidirectional data buffer U31. The corresponding address signals are transferred through tri-state buffer U32. These buffers are active when a front panel latch is addressed and the buffer control signal from U43 is low. Otherwise, the buffer is in the high-impedance state. To reduce RF emissions from the Signal Generator, low-pass filters and bypass capacitors are used on all data and select signals to the front panel.

The front panel interrupt rate is determined by the binary dividers U14 and U20. The system clock is divided by 8192 to generate a front panel interrupt every 540 microseconds.

IEEE-488 Interface

6B-7.

All IEEE-488 communications are handled by U28, an NEC μ PD7210 talker/listener IC. The 7210 is connected directly to the system address and data bus and communicates with the microprocessor as a memory mapped I/O device.

The active low interrupt signal IEINTL is connected to the level two interrupt on the microprocessor. Tri-state bus drivers U29 and U30 interface the 7210 directly to the IEEE-488 bus.

Attenuator Control Interface

6B-8.

The attenuator control signals are latched by U39. Darlington driver U40 provides the level shifting necessary to control the A7 Relay Driver/RPP PCA.

Module I/O Interface

6B-9.

Control data is transferred to the RF circuitry through two byte-wide unidirectional data buses. Data is transferred to the upper module through J3 and to the lower module through J6.

Select lines BSEL0L, BSEL1L, and BSEL5L, and address lines SAB2, SAB1, and SAB0 are decoded into individual latch enables for the upper module on the A4 Subsynthesizer PCA. Tri-state buffers U24 and U33 provide drive current when active and allow these signals to float when inactive.

Select lines BSEL2L, BSEL3L, and BSEL4L and address lines BAB2, BAB1, and BAB0 are decoded into individual latch enables for the lower module on the A33 Modulation Control PCA. Tri-state buffers U25 and U27 provide drive current when active and allow these signals to float when inactive.

Timing PAL U15 adds additional wait states to each module I/O write cycle to ensure that adequate setup and hold times are provided for every IC on the bus.

Status and Control Latches

6B-10.

Input buffers U35, U36, U37, and U45 read the fault detector signals, hardware status signals, the option status signals, and the status of the REF INT/EXT and CAL/COMP switches. Control and buffer enable data is latched by output latches U34 and U38.

DIGITAL CONTROLLER TROUBLESHOOTING

6B-11.

A properly operating front panel indicates that most of the controller and display circuitry is functional. Therefore, the most obvious symptom of failure in the A13 Controller PCA is a blank front panel. If the front panel is totally blank or unresponsive to keystrokes, refer to Section 6A, Power Supply, and verify that all assemblies are receiving the correct voltages. If all voltages are correct, refer to "Microprocessor Kernel" further on in this section.

If the front panel is operating correctly but the RF output is incorrect, try to determine if the fault is on the controller or on an RF circuit board by programming various functions and checking for status codes.

If the symptoms indicate a digital or control failure, the following paragraphs may help isolate the fault to a particular functional circuit. Refer to the A13 Controller PCA schematic diagram in Section 10.



RF Control

6B-12.

Communication with the RF circuitry in the upper and lower modules is through connectors J3 and J6 respectively. The RF data and control signals to both modules are buffered by tri-state drivers that are active only while data is being transferred and are in the high-impedance state at all other times.

Special Function 903, the latch test, generates continuous activity on the data and address buses so that the activity can be monitored with an oscilloscope. The latch test is described under "Software Diagnostic Functions" in Section 6.

Enter Special Function 903 to initiate the latch test. Use an oscilloscope to inspect the chip select signals at the inputs and outputs of buffers U24 and U25. The first symptom to look for is inactive signals or invalid logic states. If there are no chip select signals present at the inputs of U23, refer to "Address Decoding" later in this section.

If all of the chip select signals are operating correctly, connect an oscilloscope probe to the signal BSEL0L and use the high-to-low transition of the signal to trigger the oscilloscope. Use another probe to inspect the data and address signals buffered by U24, U25, U27, and U33 during the low period of BSEL0L. Look for inactive signals and invalid logic states. Also compare the buffer inputs to their outputs. Press the STEP  key, then the STEP  key to toggle each of the data signals. In addition, make sure that the buffer control signals are low (active).

If the signals pass the above tests, check the data and address signals at any suspicious latch or dac on the suspect RF circuit board. If a dac problem is suspected, use special functions 941, 942, and 943 to set all dacs to zero, half scale, and full scale respectively.

Microprocessor Kernel

6B-13.

Microprocessor-related problems are difficult to troubleshoot because of the volume of activity at any given time. However, you can systematically verify independent circuit functions and isolate some of the most obvious problems. Read the following paragraphs and check the related circuitry.

Clock

6B-14.

Connect an oscilloscope probe to the clock oscillator output (TP4). There should be a symmetrical 8-MHz square wave with adequate logic levels. If the signal appears abnormal, check the input signal at U18 pin 3 to determine if there is a problem with the oscillator circuit or the ICs connected to the clock output. The square wave should be an inverted version of the same 8-MHz square wave on U18 pin 4 (it may be slightly distorted due to its loading).

Power-On Reset

6B-15.

Connect an oscilloscope probe to the RESET input, U1 pin 18. The signal should generate a low-to-high transition on power-up and remain high during normal operation. Turning the power off and on generates an active low reset pulse approximately 200 ms wide.

If the reset pulse to U1 appears abnormal, compare it to the reset output of the power supply monitor IC, U13 pin 5. If this reset pulse is abnormal, suspect problems with U13, and all ICs connected to the RESETL and RESETH signals.

Also check the HALT input, U1 pin 17; it should look like the RESET input on U1 pin 18.

Unused Microprocessor Inputs

6B-16.

Input signals to U1, BR (pin 13) and BGACK (pin 12) should both be high. If either of these signals is not high, correct the fault before continuing.

Bus Error

6B-17.

The bus error input BERR, U1 pin 22, notifies the microprocessor when a memory cycle cannot be completed as a result of a hardware fault. Normally, the BERR signal should always remain high.

If the BERR signal goes low, verify that U14 pin 1 is clocked by an 800-kHz signal with a 60/40 duty cycle. Also verify that U14 pin 2 is receiving continuous activity from the address strobe signal (AS).

Interrupts

6B-18.

The front panel edit knob interrupt is generated on the A1 Display PCA when the knob is turned. The interrupt signal from the Display PCA connects to U12 pin 13. If the signal is low when the knob is in the rest position, refer to "Edit Knob Interface" further on in this section.

Under normal operation, a front panel interrupt is generated every 540 us at U21 pin 6. Verify that the divided outputs from U14 and U20 are correct and that a reset signal at U21 pin 1 is generated after each interrupt.

Verify that the IEEE-488 Interface interrupt signal, IEINTL (on pin 12 of U12) is in the inactive (high) state. If IEINTL is active, make sure the microprocessor kernel and buses are operating correctly, since the software must be operating before the IEEE interrupt can be initialized properly. If these are correct, troubleshoot communications with the IEEE-488 interface IC using the diagnostic tests under the heading "I/O Diagnostic Tests" further on in this section.

Microprocessor Bus

6B-19.

The dynamic nature of the microprocessor bus makes it difficult to verify the data transmitted at any given time. However, most common bus faults show recognizable symptoms and can be found with the aid of the address bus diagnostic test.

To initiate the bus diagnostic test, turn off the instrument power and set DIP switches 2, 3, and 4 of S1 to the ON position. Remove U11 from its socket to disable all memory and I/O chip selects, then turn the power on. This test generates predictable activity on the control signals and the address bus.

Look at the bus control signals (AS, R/W, UDS, LDS) with an oscilloscope. Suspect inactive signals or signals that enter invalid logic states. Also compare the inputs and outputs of gated signals.

All the address bus signals should have square waves of varying frequencies. The least significant signal (A1) has the highest frequency, and successively higher order signals have a frequency half that of the previous line. Note that there are small glitches on all of the address signals during the low cycle. These are normal and are not really glitches. The address lines are momentarily tri-stated between bus cycles, and the pull-up resistors pull the signals only part way of the up before the next bus cycle begins.

If the microprocessor bus test does not function as described, suspect the microprocessor kernel and the data bus. Check for data lines shorted together or shorted to the power supply. Also look for ICs that may be driving the data bus.

If the control and address signals appear normal, turn the power off and set the DIP switches to the OFF position and install U11.

Address Decoder

6B-20.

Several levels of address decoding are used to select the memory and I/O devices. Figure 6B-2 shows the levels of decoding.

Decoder PAL U11 generates the major memory segment selects. Verify that all of its address and control inputs are working properly. The signal CMWRL is the write-protection signal for the calibration/compensation memory. Signal CMWRL is connected directly to the rear panel CAL|COMP switch. Signals NVWR and COMPWR are software controlled write-protection signals for the nonvolatile memory and the calibration/compensation memory, respectively.




Figure 6B-2. Address Decoding

A chip select for the I/O circuitry is also generated by U11. Two additional levels of decoding generate the individual device selects. If U11 is operating correctly but the decoded chip select is not properly generated, proceed to the following diagnostic tests and perform whichever test is appropriate for the symptoms displayed.

I/O Diagnostic Tests

6B-21.

Initiate a diagnostic routine that continuously writes the data byte 10101010 (binary) to each decoded I/O write location (labeled W or RW in Figure 6B-2). Momentarily ground TP1 on the controller if the data write-select lines to the display latches, the IEEE-488 talker/listener IC (U28), the module I/O control circuitry, or the control outputs are not generated properly. Momentarily grounding TP2 performs the same action but writes the data byte 01010101 (binary) instead.

If the data read selects to IEEE-488 talker/listener IC U28 or the status input buffers are not generated properly, momentarily ground TP3. This initiates a diagnostic routine that continuously reads data from each decoded read position (labeled R or RW in Figure 6B-2). Cycle the instrument power to terminate this diagnostic function.

These diagnostic tests write the data bytes very fast to more easily trigger an oscilloscope. Inspect the various I/O select signals and their relationship to the data and address signals. Normal software activity is halted so instrument power must be cycled to terminate the test.

The display should show an unusual combination of digits and segments since it is displaying an alternating bit pattern rather than the normal display data. Although the module I/O selects are generated by the tests, it may be easier to test the module I/O circuitry using the latch test once the microprocessor circuitry is fully functional.

CALIBRATION/COMPENSATION MEMORY**6B-22.**

The integrity of the calibration/compensation data is vital to the performance of the instrument. The use of redundant data storage allows the system to recover even if some of the data has been corrupted.

There are 11 calibration/compensation data segments:

1. Attenuator
2. Coarse Loop Compensation
3. Coarse Loop Steering
4. Output
5. Subsynthesizer
6. Sum Loop Compensation
7. Sum Loop steering
8. AM Calibration
9. FM Calibration
10. RF Level Calibration
11. Reference Oscillator calibration.

Two copies of each data segment are maintained in two separate ICs on the Controller PCA. One copy is stored in EEPROM U9, and the other copy is stored in battery-backed RAM U8. If the power fails while either version is being updated, the other is still valid.

Calibration/Compensation Memory Status**6B-23.**

Whenever the self-tests are performed, the checksums are verified for each data segment in EEPROM U9 and in battery-backed RAM U8. In addition, each checksum is compared to the corresponding checksum in the redundant data block. If one checksum is valid and the other is invalid, the valid copy is used. If both copies have invalid checksums, overrange/uncal status code 250 is set, and the STATUS annunciator flashes.

If any of the checksums fail, self-test status code 302 is reported. Special function 04 displays a list of codes that specify which checksums failed. The list can be scrolled by pressing the **STATUS** key. If all checksums are valid, the code 00 is displayed. Refer to Appendix E for a complete list of the checksum status codes.

The most likely failure mode would be a defective EEPROM or battery-backed RAM that would show failures of all the checksum error codes for that IC. Replace the defective IC, and refer to "Repairing Calibration/Compensation Memory Checksum Errors" later in this section.

In addition to checksum error codes, there are codes that indicate the checksums are valid, but a byte-by-byte comparison of the data segments reveals that they are different. This unusual condition is likely to occur only if one of the two calibration/compensation memory ICs have been swapped between controller boards. Although this situation rarely occurs, it is important to detect the condition so that corrective action can be taken. The data comparison codes are included with the checksum status codes in Appendix E.

Repairing Calibration/Compensation Memory Checksum Errors**6B-24.**

Special Function 907 attempts to repair all invalid data segments reported by the calibration/compensation memory status command. Special Function 907 can be used to repair an error in an individual data segment or to initialize a new EEPROM or battery-backed RAM following the replacement of a defective part.

NOTE

The rear panel CAL|COMP switch must be set to the "1" position before performing Special Function 907.

If the checksums in both ICs are valid for a given data segment, no transfers are performed. However, if one checksum is valid and the other is invalid, the message "—Sto—" is displayed, and the good data is copied over the bad data. If both checksums are bad, no transfers can be performed. Each redundant data segment pair is checked and updated individually.

This also resolves the situation where a segment in EEPROM and in the battery-backed RAM both have valid checksums but contain different data. The EEPROM data segment is always copied to battery-backed RAM in this situation.

After all transfers are complete, the checksums are verified again and any remaining failures are reported.

Calibration/Compensation Memory Origin Status**6B-25.**

Data in the calibration/compensation memory can be generated by:

- The Fluke factory
- The Module Exchange Center (MEC)
- You (by performing the calibration or compensation procedures)

The calibration/compensation data origin code specifies how the particular data segment was generated. A segment's data origin may have a bearing on future actions, so it is desirable to know how each was generated. Refer to Section 7, Compensation Procedures.

Special Function 05 displays the data origin codes. All data segments generated by the Fluke factory display origin code 00. Any data segments generated other ways display the corresponding status code. When there are more than four codes, scroll the list by pressing the STATUS key. Refer to Appendix F for a complete list of origin codes.

FRONT PANEL CIRCUIT DESCRIPTION**6B-26.**

The front panel section, mounted in a sheet metal housing, consists of the A1 Display PCA, a switch circuit board, elastomeric switches, and the edit knob. The front panel section also includes the display lens, the AM INPUT connector, the FM/φM INPUT connector, and the PULSE INPUT connector.

All front panel control keys, except the POWER on/off button, consist of an elastomeric membrane sandwiched between the switch circuit board and the front panel sheet metal housing. The switch circuit board consists of an 8-by-8 matrix of open switch contact pads. When a key is pressed, a conductive pad on the back of the elastomeric membrane connects a set of contact pads. The software senses which row and column of the matrix is connected when a key is pressed. The two opto-interrupter ICs for the edit knob are the only active components mounted on the Switch PCA.

Display PCA

6B-27.

The A1 Display PCA provides a readout of the programmed modulation, frequency, amplitude parameters, and status information. (Refer to its schematic in Section 10.) Displayed information and the bright digit are controlled by the A13 Controller PCA under the direction of the instrument software. The display is made up of two vacuum-fluorescent displays and their associated control circuitry. The two displays are refreshed as four groups of nine display fields (usually a digit) each. The four groups share the digit (grid) strobes but have individual segment (anode) strobes.

Data Communications

6B-28.

Display data is sent through a byte-wide bidirectional data bus from the Controller PCA and is latched by U1 through U5, and U19. The front panel latch select signals DIG1L, DIG2L, SEG1L, SEG2L, SEG3L, and SEG9L, which are then decoded by U20. These latch select signals determine which latch receives the data. Level-shifting buffer drivers U6 through U10 interface the latches directly to the +37V grids and anodes of the vacuum-fluorescent displays.

Display Filament Voltage

6B-29.

The 6.0V ac filament voltage for the display is derived from a center-tapped winding on the Power Supply PCA transformer (T1). The ac filament voltage is biased at +6.2V above ground by circuitry on the A14 Power Supply PCA to provide a cutoff potential for the displays.

Bright-Digit Effect

6B-30.

The bright-digit effect is achieved by providing three extra refresh cycles (strobes) to the specified digit. Grid current-limiting resistor R3 ensures uniform digit brightness by controlling electron depletion from the display cathode filaments.

Switchboard Interface

6B-31.

The digit strobe data latched by U1 is buffered by open-drain inverters U13 and U15 and strobes the front panel switch matrix. The switch columns are strobed in unison with the display fields. The switch matrix status is read by tri-state buffer U14.

Remote Footswitch (AUX Connector)

6B-32.

The inputs of the rear panel AUX connector accept remotely generated sequence up, sequence down, and bright-digit field (frequency or amplitude) commands. The requests are generated by momentarily grounding the desired signal. The pinout of this connector is provided in Appendix I.

The rear panel control inputs are static due to electromagnetic emission considerations. Gates in U12, U13, U15, and U16 convert the static rear panel inputs into strobed key requests. The software services these key requests in the same manner as the other strobed keys.

Edit Knob Interface**6B-33.**

The edit knob interface circuitry receives two input signals (WINDOWL and TRIGGERL) from the opto-interrupters on the A19 Switch PCA.

If the trigger signal makes a high-to-low transition while the window signal is low, the software generates an edit-up request. The software transmits this information to the Controller PCA by setting the knob interrupt signal KNOBINTL low and the knob direction signal KNOBUP high.

If the trigger signal makes a low-to-high transition while the window signal is low, the software generates an edit-down request. The software transmits this information to the Controller PCA by setting the knob interrupt signal KNOBINTL low and the knob direction signal KNOBUP low.

The trigger signal is ignored when the window signal is high.

After servicing the interrupt and reading the directional information, the controller resets the knob circuitry by toggling the reset signal KNOBRSTL.

Display Blanking**6B-34.**

Monostable U11 and NOR gate U12 clear the display when new field or segment strobes are not received. This protects the display if the microprocessor stops refreshing.

Operate/Standby Selection**6B-35.**

The front panel POWER switch selects the operate or standby modes. The switch is closed in the standby position, which sets the STANDBY signal high and illuminates LED CR1. The switch is open in the operate position, which pulls the STANDBY signal low, and turns off LED CR1.

FRONT PANEL TROUBLESHOOTING**6B-36.**

If the display shows signs of activity but has missing or bright digits or segments, the problem is most likely one of the data latches or drivers on the A1 Display PCA. If the display is blank and the controller is operational, check the power supplies (refer to Section 6A, Power Supply).

Use the I/O diagnostic tests described in the A13 Controller troubleshooting text to continuously write data to the display latches. Verify that the correct data is written to each latch and is present at the outputs of the display drivers. The display blanking output of U11 pin 13 should remain high while the data is written.

As the edit knob is rotated, the window and trigger signals should generate transitions on the input signals to U18 resulting in an interrupt at U12 pin 12. If the signals do not change as the knob is turned, suspect the opto-interrupters on the A19 switch PCA or the interconnection with the Switch PCA.

Two special-function service tests are available to test the front panel indicators and keys. Special function 901 checks the front panel displays by lighting all segments. Exit the test by pressing any key.

DIGITAL CONTROLLER

Special function 902 initiates the key check. As each key is pressed, its identifier code is displayed in the center of the FREQUENCY display field. The key identifier codes are assigned in order from top to bottom and from left to right. This test is exited by a clear entry.

Section 6C

Frequency Synthesis

FREQUENCY FAULT TREE

6C-1.

Refer to Figure 6C-1, Frequency Synthesis Fault Tree, when troubleshooting frequency-related problems.

SUBSYNTHESIZER BLOCK DIAGRAM

6C-2.

The Subsynthesizer Block Diagram (Figure 6C-2) identifies the major functional blocks and signal paths of the Subsynthesizer.

A4 SUBSYNTHESIZER CIRCUIT DESCRIPTION

6C-3.

The A4 Subsynthesizer PCA, in conjunction with the A3 Subsynthesizer VCO PCA generates a 16- to 32-MHz signal in 2-Hz steps. The Subsynthesizer PCA also distributes power, control lines, and programmable dc voltages to the A2 Coarse Loop PCA. Status lines from the Coarse Loop PCA to the A13 Controller PCA are also routed through the Subsynthesizer PCA.

The Subsynthesizer phase-locked loop (PLL) is a fractional divider PLL with a single-sideband (SSB) mixer in the feedback path. The PLL oscillator is located on the A3 Subsynthesizer VCO PCA and operates at a frequency of 160 to 320 MHz. A 10/1 divider on the VCO PCA produces the 16- to 32-MHz signal.

The key signals to the PLL are the 1-MHz reference signal from the 40 MHz reference circuit, the 160- to 320-MHz signal from the vco, and the 10- to 20-kHz signal from the low order digit generator circuit. The fractional division technique provides provides 10 kHz frequency resolution at the vco frequency (160 to 320 MHz).


Single-Sideband Mixer

6C-4.

The SSB mixer, in conjunction with the low order digit generator provides an additional 20-Hz resolution at the vco frequency.

The vco frequency of 160 to 320 MHz is input to J7 (refer to the A4 Subsynthesizer PCA schematic in Section 10) and filtered by C140 through C142, and L70 and L71. Then it is attenuated by R69 through R71 and amplified by U50. Resistors R101 through R103 attenuate the signal again and send it to be amplified by U51. At this point the signal is connected to U52, a quadrature (90-degree phase difference) 3-dB coupler.

Figure 6C-1. Frequency Synthesis Fault Tree






Figure 6C-2. Subsynthesizer Block Diagram

The output of U52 and two other audio quadrature signals from U59 are summed in the doubly-balanced mixers U53 and U54 to produce two double-sideband suppressed-carrier signals. Summing the two composite signals in the resistor network R75 and R76 suppresses the upper-sideband component because of the phase relationship of the outputs of the mixers. The predominant remaining signal is the lower-sideband signal.

The lower-sideband signal, spanning 160 to 320 MHz in 10 kHz steps, is amplified by U55 and applied to the N-divider where it is divided to 1 MHz.

N-Divider

6C-5.

The main components of the N-Divider are: triple-modulus prescaler (divide by 16/17/18) U56, U57, and U58, and the N-Divider Custom Gate Array U62.

The triple-modulus prescaler (see Figure 6C-3), consists of divide-by-8/9 U58, divide-by-2 U57A, synchronizing flip-flop U57B, and quad NOR gates U56. If the inputs to U58, E1 through E5 (the 8/9 divider) are low, the prescaler divides by 9, and the total division to the output at pin 7 is 18.

If inputs E1 and E3 are low, the modulus of the 8/9 divider is controlled by the output of the divide-by-2 U57A. Consequently, the prescaler divides by 8 half the time and by 9 the other half, resulting in a divide by 17. U57B synchronizes the changing of the modulus with the clocking of the subsequent stages. The composite prescaler output U18A clocks the N-divider gate array via the ECL-to-TTL converter contained in U58.

The N-divider gate array (Figure 6C-4) contains two 5-bit binary counters (A and N), a BCD two-decade rate multiplier, and latches to interface to the controller. The following paragraphs describe the operation of the A and N counters.

At the beginning of a count cycle, a number is loaded into the A and N counters. The A counter is not at its terminal count, so the output is high, and the mode line (MODE L) is low. This causes the prescaler to divide by 17 (or 18, TRMODL=low). The mode line stays low for 31-A counts, where A is the programmed number. The mode line goes high, and the prescaler divides by 16 (or 17, TRMODL=low) for 31-N counts.

The total division is:

$$(P+1)(31-N) + P*((31-N)-(31-A))$$

or

$$P*(31-N) + (31-A).$$

On the 31st count, the counters are reinitialized. Figure 6C-5 shows the timing of the A counter programmed to 26 and the N counter programmed to 18, a total division of 213. Only the CKNL and MODEL signals shown in Figure 6C-4 are accessible at U62 pins 6 and 22, respectively.

The N-divider gate array includes a two-decade rate multiplier that produces the fractional part of the division. The N-divider gate array rate multiplier produces a pulse train with a programmed number of pulses for a 100-cycle frame of the 1-MHz N-divider output.




Figure 6C-3. Triple-Modulus Prescaler




Figure 6C-4. N-Divider




Figure 6C-5. N-Divider Timing Diagram

The programmed number ranges between zero and 99, corresponding to 10-kHz steps at the vco frequency. The flip-flops in the rate multiplier are set up on count 29, and on count 30 a pulse may or may not be present, depending on the programming of the rate multiplier. This is represented by the shaded pulse in the timing diagram (Figure 6C-5).

Irregularly spaced rate-multiplier pulses cause the mode line to go low, and the prescaler divides by $P+1$ at a rate equal to the rate multiplier programming.

A 16/17 dual-modulus prescaler will not allow division from 160 to 320 without holes. For example, 170 is ten frames of 17. Consequently, there is no place to slip in the rate-multiplier pulses. It is not possible to divide by 171.

By using a triple-modulus prescaler, these problems are solved. Continuing with the previous example, 170 is 10 frames of 17 and 0 frames of 18. The deleter allows the prescaler to divide by 18 at a rate equal to the rate-multiplier frequency. Number 171 is 9 frames of 17 and 1 frame of 18. A software algorithm determines whether to operate in the 16/17 mode (TRMODL=1) or 17/18 mode (TRMODL=0).

The frequency at the output of the N-divider gate array is $(F_o - F_s - F_d)/N$. Since this must be equal to reference frequency, F_r , and F_r is 1 MHz, the vco frequency is $F_o = N + F_s + F_d$, where F_s is the SSB audio frequency from the low-order digit generator, and F_d is the fractional-division frequency.

Phase Detector

6C-6.

The 1-MHz reference signal from divide-by-10 U37, and the 1-MHz signal from the N-divider U62 are connected to a digital phase-frequency detector made up of U30, U31, and U32. If the N-divider output frequency is less than the reference frequency, TP25 is low, and the voltage at the output of level shifter, Q17, is below ground. CR18 turns off and allows current from U63 to flow through CR18 out of the integrator. This raises the voltage at the output of the integrator, which raises the vco frequency.

Similarly, when the frequency of the N-divider output is higher than the 1-MHz reference, TP24 is high turning on CR16 and allowing current to flow through R97 into the integrator. This lowers the voltage at the output of the integrator, which lowers the vco frequency.

If the phase between the reference and N-divider output slips more than two cycles in either direction, the corresponding phase-detector output is either high or low. This provides twice the integrator current during acquisition as a conventional phase-frequency detector.

R51 provides a small bias current to the integrator to bias the phase detector in the linear region: consequently, the up-pump is always on.

During calibration of the vco, the vco gain coefficient (K_v) is measured at many frequencies across the band, and non-volatile memory stores the compensation data. The instrument software uses this data along with N to control the PLL bandwidth. The PLL bandwidth is controlled by changing the current to the up-pump via KN dac (U7A, U6A), and voltage-to-current converter U62 and Q12.

Loop Amplifier**6C-7.**

The loop amplifier-integrator consists of op amp U34, C98, and R44. Capacitors C97 and C102 filter the 1 MHz reference. The output of the integrator is connected to a multi-pole LC filter (R45, C104, C105, C106, C107, L56, L57, and R48) that attenuates the delete rate (10 and 20 kHz), and reference 1 MHz spurs.

Diodes CR12, CR13, CR14, CR15, CR22 and CR23 speed up the loop during switching. Additional lead/lag compensation is provided by C114, C115, R58, and R59. The second lead/lag network is switched by Q10 when the vco frequency is above 230 MHz. This compensates for the wide Kv range of the vco.

Amplifier U35 is a precision clamp that keeps the vco frequency within a specified range. Photoisolator U36 detects clamp activity, which indicates an out-of-lock condition. This signal is sent to the A13 Controller as the SUBUNLKL status.

Low-Order Digits Generator**6C-8.**

The low-order digits generator consists of the clock generator (U21, U22, Q1, Q2), gate array U23, the divide-by-1000 (U60, U61), low-pass filter L75, and L76, and active quadrature generator U59. Internal to U23 is a 3 ½ decade-rate multiplier, associated latches, and a divide-by-2.

The 40-MHz reference from the A2 Coarse Loop PCA is converted to ECL in U20 and then converted to TTL in Q1 and Q2. This is followed by a 20-MHz two-phase clock generator U21, U22.

The input frequency to the rate multiplier is 20 MHz. The output frequency can be programmed from zero to 19.995 MHz in 5-kHz steps. This signal is OR'd with the other phase of the 20-MHz clock to produce 20 to 39.995 MHz at U23 pin 1. The signal is also divided by 2 in U23, by 10 in U60, and again by 100 in U61 to produce 10 to 19.99975 kHz in 2.5-Hz steps (though not all of this resolution is used.) The TTL signal at TP30 is filtered by L75, L76, C156, C157, C158, C159, and C160. Op amp U59 forms an active quadrature generator to offset the signal at output pins 7 and 14 by 90 degrees. These two signals are the 10- to 20-kHz inputs for the PLL single-sideband mixer.

Dac's and Latches**6C-9.**

The control bits for the A2 Coarse Loop PCA are latched by U3, part of U9 and U10. DAC U5 with op amp U6D provides the steering voltage for the A5 Coarse Loop VCO and dac U7B with op amp U6B provides the voltage to tune the reference TXCO.

SUBSYNTHESIZER TROUBLESHOOTING**6C-10.****NOTE**

All frequencies mentioned are synthesized; they are exact (coherent with the 10-MHz reference), unless noted as approximate.

Status code 242 indicates that the A4 Subsynthesizer and/or the A3 Subsynthesizer VCO are/is not functioning properly. This status code is triggered when the Subsynthesizer VCO control voltage is out of the normal operating range. Status code 244 indicates the Sum Loop is out of lock, or that a problem exists with the Subsynthesizer and/or Subsynthesizer VCO.

FREQUENCY SYNTHESIS

Status code 244, appearing without status code 242, might indicate a marginal break-up condition. To check the Subsynthesizer across the band, move the jumper on the A3 Subsynthesizer VCO from TP1-TP2 to TP1-TP3. This allows the undivided Subsynthesizer VCO frequency to appear at A3-J2.

Connect the A3-J2 output to a spectrum analyzer and program the Signal Generator to 800 MHz. Verify that a stable 160 MHz signal displays on the spectrum analyzer. Step the Signal Generator in 200-kHz steps, while stepping the spectrum analyzer in 4-MHz steps. At each point, verify that the spectrum analyzer displays a stable signal. If the signal shows evidence of breaking up, troubleshoot the Subsynthesizer and/or Subsynthesizer VCO.

If status code 242 appears, the vco control voltage may be stuck high or low. Measure the dc voltage at TP27 (it is not necessary to remove the module cover), if the dc voltage is around 1.5V, the circuitry that supplies the 1-MHz reference or the phase detector circuit is at fault. If the voltage is around 23V, check the circuitry associated with the phase-locked loop (vco, SSB mixer, and divider).

Table 6C-1 provides signal characteristics as seen at the various test points on the A4 Subsynthesizer PCA. The table lists the range of each signal and the expected value for a typical instrument state. The values in the TYPICAL column apply when the Signal Generator is programmed to 804.001499 MHz. To make the undivided Subsynthesizer VCO signal available for this troubleshooting procedure, move the jumper from TP1-TP2 to TP1-TP3 on the A3 Subsynthesizer VCO.

If the voltage at TP27 is approximately 1.5V, check TP22 for a 1-MHz TTL square wave. If the square-wave signal is missing or the frequency is incorrect, troubleshoot the circuitry previous to TP22. If the frequency is correct, check the phase detector (U30-U32) or loop amplifier (U34 and associated circuitry).

Check for a 10-MHz TTL square wave at U21 pin 9. The input at U21 pin 1, should be a 20-MHz TTL square wave. At U21 pin 3 there should be a 40-MHz TTL signal. There should be a 40-MHz ECL signal at both U20 pins 2 and 14. The A2 Coarse Loop input at J6, the frequency input, should be about 600-mV, p-p at 40-MHz.

If the Subsynthesizer VCO control voltage at TP27 is about 23V, remove the jumper shorting TP40-TP41 and connect a variable power supply to TP41 (be careful not to short to TP40, which could destroy U34). This opens the loop and allows the power supply to directly control the frequency of the Subsynthesizer VCO. Use a spectrum analyzer or counter connected to the undivided Subsynthesizer VCO output (A3-J3) to monitor the frequency. Adjust the power supply so that the frequency tunes from approximately 160 to 320 MHz. If the frequency cannot be adjusted, troubleshoot the A3 Subsynthesizer VCO. Set the frequency to approximately 240 MHz with the variable power supply.

Using a spectrum analyzer, low-impedance probe, and 10X attenuator, measure the level at the output of U51 (a good place to measure this is at the input to coupler U52). Ground the low impedance probe as closely as possible; PCA hold-down screws and the walls of the plate provide good grounds. The measured level should be approximately -10 dBm. If this level is not correct, troubleshoot the RF section (U50, U51, and associated circuitry).

Table 6C-1. Subsynthesizer PCA Test Points

Typical: Front panel frequency set to 804.001499 MHz Range: Total Subsynthesizer frequency range (160-320 MHz) Front panel from 800.000000 to 807.999999 MHz				
TEST POINT	SIGNAL TYPE	RANGE	TYPICAL	FUNCTION
TP2	ground			
TP3	TTL	20 MHz, 12.5 ns (AH)	Constant	2-phase clock generator
TP4	TTL	20 MHz, 12.5 ns (AH)	Constant	2-phase clock generator
TP5	TTL	10 to 19.98 MHz	19.98 MHz	Low order digit gate array output
TP6	DC	0 to 10.23V	2.2V	Coarse Loop VCO steering dac output
TP21	TTL	1 MHz, 50 ns (AL)	1 MHz	N-Divider output
TP22	TTL	1 MHz square wave	1 MHz	Reference divider output
TP23	Ground			
TP24	TTL	1 MHz, 10 ns (AH)	1 MHz	Phase detector down output
TP25	TTL	1 MHz, 150 ns (AH)	1 MHz	Phase detector up output high ~2.8V, low ~-0.5V
TP26	Ground			
TP27	DC	2 to 24V	8.6V	Subsynthesizer VCO control voltage
TP30	TTL	10 to 19.98 kHz	19.98 kHz	Low order digits signal
TP31	TTL	1 to 1.998 MHz	1.998 MHz	Intermediate low order digits signal (divide-by-10)
TP32	Ground			
TP33	TTL	9 to 19 MHz	15 MHz	Triple modulus pre-scaler output
TP34	TTL	0 to 1 MHz	10 kHz 50 ns (AL)	Modulus select signal
TP35	DC	0 to 10.23V	1.6V	Subsynthesizer loop gain compensation dac (KN) output
TP36	Input			For calibration of low-pass filter
TP37	Audio	10 to 19.98 kHz 450 mV p-p	19.98 kHz	Active quadrature generator output
TP38	Audio	10 to 19.98 kHz 450 mV p-p	19.98 kHz	Active quadrature generator output
TP39	DC	0 to 10.23V	Varies	Reference oscillator voltage dac output
TP40	DC	2 to 24V	8.6V	Loop amplifier output
TP41	DC	2 to 24V	8.6V	Low-pass filter input TP40-TP41 normally connected together, except when troubleshooting

Next, check the signal at the input to the divider U58 at pin 15 with the low impedance probe. Verify a -15 dBm lower sideband signal as measured on the spectrum analyzer. A problem at this point indicates a failure in the low order digits generator (U21, U22, U23, U60, and U61), active quadrature generator U59, SSB mixer U53, and U54, or divider input amplifier U55.

FREQUENCY SYNTHESIS

Program the Signal Generator to 804.000500 MHz. Verify the TTL signal at the output of the triple modulus prescaler, TP33, is approximately 15 MHz. The signal at the output of the N-divider gate array, TP34, should be approximately 1 MHz. This frequency should change as the 1-MHz digit is programmed, since the divide ratio is changing.

To troubleshoot the low-order digit generator, check the signal at TP3 and TP4 for a 25% duty cycle, active high 20-MHz TTL signal. Program the Signal Generator to 800.000000 MHz. The signal at TP5 should be 10-MHz TTL. As you program the unit under test (UUT) to 1 Hz, 10 Hz, and 100 Hz digits, the frequency at TP5 should change by 20 kHz, 200 kHz, and 2 MHz, respectively.

When the UUT is programmed to 800.000499 MHz, the frequency at TP5 should be 19.98 MHz. The outputs of the two divide-by-10, U60 and U61, should be 1.998 MHz and 19.98 kHz, respectively. The output of active quadrature generator U59 at TP37 and TP38 should be about 450 mV p-p, 19.98-kHz sine waves.

Tune the power supply and monitor the frequency at TP21; if the frequency is less than 240 MHz, the frequency at TP21 should be less than 1 MHz. There should be a TTL signal at TP24 that is predominantly low with very narrow pulses going high. There should be a similar signal at TP25, except the "low" voltage is approximately -0.5V and the "high" voltage is +2.8V. The voltage at TP40 should be about 28V.

If the frequency is greater than 240 MHz, the frequency at TP21 should be greater than 1 MHz. The signal levels at TP24 and TP25 should be predominantly high. The voltage at TP40 should be about -2V.

If the signals at TP24 and TP25 are correct, but the voltage at TP40 does not change from approximately -2V to +28V as the frequency at TP21 is adjusted above and below 1 MHz, troubleshoot the following circuits:

- Loop amplifier U34 and associated circuitry
- Current source U63 and associated circuitry
- Switching diodes CR18 and CR19
- KN dac U6
- U7 and associated circuitry.

The loop should lock when you reconnect the shorting jumper between TP40 and TP41. If the loop does not lock, check low-pass filter L56, and L57 (and associated circuitry), clamp circuit U35 and U36 (and associated circuitry), and the lead-lag network. FET Q10 should be on (~+5V on the gate) when the undivided Subsynthesizer frequency is less than 230 MHz, and off (~0V on the gate) when the frequency is greater than 230 MHz. Disconnect CR20 and CR21 to disable the clamp circuit.

To check the various dac's, program the UUT to SPCL 943. This sets all the dac's to full scale. The voltage at the output of the KN dac (TP35), REFVOL dac (TP39) and STEERING dac (TP6) should be approximately 10.23V. When the UUT is programmed to SPCL 942, dac's to half scale, these voltages should be about 5.12V.

SUBSYNTHESIZER ADJUSTMENTS**6C-11.**

The following procedures describe the five adjustments on the A4 Subsynthesizer PCA. These adjustments are as follows:

- R5, Steering dac full-scale adjustment
- R99, Lower clamp adjustment
- R98, Upper clamp Adjustment
- R106, SSB mixer LO drive adjustment
- L56, 10-kHz notch adjustment

NOTE

These adjustments are not routine and are required only when you replace the associated components or when you change the adjustment.

Steering DAC Full-Scale Adjustment**6C-12.****TEST EQUIPMENT:**

- DVM

REMARKS:

The steering dac full-scale adjustment is normally required only when U5, U6, or associated components have been replaced, or when the adjustment has shifted.

PROCEDURE:

Adjust the steering dac voltage to 10.23V with the coarse loop steering dac set to full scale.

1. Program the UUT to SPCL 909.
2. Program the UUT to SPCL 943. This Special Function programs all dac's to full scale.
3. Connect the dvm to measure voltage between TP6 and ground.
4. Adjust R5 for $10.23V \pm 0.01V$.
5. Program the UUT to SPCL 00. This clears all Special Functions.

Lower Clamp Adjustment, R99**6C-13.****TEST EQUIPMENT:**

- Frequency counter

REMARKS:

The lower clamp adjustment, R99, is normally required only when replacing U35, U36, or associated components, when the A3 Subsynthesizer VCO has been repaired or replaced, or when the adjustment has shifted.

FREQUENCY SYNTHESIS

PROCEDURE:

Adjust the lower clamp frequency to 15 MHz with the reference to the phase detector disabled.

1. Connect output (J4) of the A3 Subsynthesizer VCO to the frequency counter. Set the frequency counter to measure with 1-kHz resolution.
2. Program the UUT to SPCL 909.
3. Program the UUT to 800 MHz. The frequency counter should read 16.000 MHz.
4. Short TP22 to ground.
5. Adjust R99 for a frequency counter reading of 15.000 MHz \pm 10 kHz.

Upper Clamp Adjustment, R98

6C-14.

TEST EQUIPMENT:

- Frequency counter

REMARKS:

The upper clamp adjustment, R98, is normally required only when replacing U35, U36, or associated components, when the A3 Subsynthesizer VCO has been repaired or replaced, or when the adjustment has shifted.

PROCEDURE:

Adjust the upper clamp frequency to 32.5 MHz with the N-divider signal to the phase detector disabled.

1. Connect the J4 output of the A3 Subsynthesizer VCO to the frequency counter. Set the frequency counter to measure with 1 kHz resolution.
2. Program the UUT to SPCL 909.
3. Program the UUT to 640 MHz. The frequency counter should read 32.000 MHz.
4. Short TP21 to ground.
5. Adjust R98 for a frequency counter reading of 32.500 MHz \pm 10 kHz.

SSB Mixer LO Drive Adjustment, R106

6C-15.

TEST EQUIPMENT:

- RF Probe (10X)
- Spectrum analyzer

REMARKS:

The SSB mixer LO drive adjustment, R106, is normally required only when replacing U50, U51, or associated components, when the A3 Subsynthesizer VCO has been repaired or replaced, or when the adjustment has shifted.

PROCEDURE:

Measure the SSB mixer LO Power with a 10X RF probe using a spectrum analyzer. Adjust the SSB mixer LO Power to -10 dBm as displayed on the spectrum analyzer. This corresponds to +10 dBm at the input to the coupler.

1. Program the UUT to SPCL 909.
2. Program the UUT to 800 MHz.
3. Connect the 10X RF probe to the input of the spectrum analyzer. Set the spectrum analyzer to -5 dBm reference level, 160 MHz, 1 MHz span, and 1 dB/div.
4. Touch the probe tip to the input of the coupler, U52, which connects to C147. This is best done on the top of the coupler with the ground connection on the coupler ground plane.
5. Adjust R106 for -10 dBm as displayed on the spectrum analyzer.

10-kHz Notch Adjustment, L56**6C-16.****TEST EQUIPMENT:**

- Spectrum analyzer

REMARKS:

The 10 kHz notch adjustment is normally required only when L56, L57, and associated components have been replaced, or when the adjustment has shifted.

PROCEDURE:

A signal from the internal modulation oscillator is injected into the Subsynthesizer phase detector to produce a 10-kHz spur. Adjust L56 to minimize this spur.

1. Program the UUT to SPCL 909.
2. On the A3 Subsynthesizer VCO, move the jumper near J2 from TP1-TP2 to TP1-TP3. Reattach the cover on this side of the module.
3. Program the UUT to 800 MHz, modulation frequency 10 kHz, modulation level 100 mV. Connect the front panel MOD OUTPUT to TP36 on Subsynthesizer PCA.
4. Set spectrum analyzer to center 160 MHz, reference level 5 dBm, frequency span 100 kHz. The signal should be visible in the center of the screen with 10-kHz sidebands.

5. Adjust L56 to minimize these 10-kHz sidebands.
6. On the A3 Subsynthesizer VCO, move the jumper (near J2) back to TP1-TP2.

A3 SUBSYNTHESIZER VCO CIRCUIT DESCRIPTION

6C-17.

The A3 Subsynthesizer VCO PCA is controlled by the A4 Subsynthesizer PCA and produces a signal that is further processed in the A12 Sum Loop PCA. This assembly includes a varactor-tuned oscillator that generates frequencies from 160 to 320 MHz, along with low-pass filters and an ECL divide-by-ten circuit.

Q1 is configured as an oscillator, with a tunable resonant circuit connected between the base and collector to provide positive feedback. This circuit includes printed transmission lines, varactor diodes CR1-CR4, and inductor L1. The frequency tuning voltage at J1-4 is applied to the varactor diodes through RF choke L2, and tunes the oscillator over a 160 to 320 MHz range with voltages from about 2 to 22V.

The oscillator transistor output signal at Q1 emitter is next applied to Q2, configured as a common-base stage that provides isolation. The 0 dBm output of Q2 is applied to monolithic amplifier U1, which boosts the signal level to +13 dBm at its output.

Two switched low-pass filters, including PIN diodes CR5-CR8 and capacitors C13-C22, follow U1 and provide harmonic suppression. Comparator U4 senses tuning voltage VT, and enables the low band filter between CR5 and CR6 for VT less than 7.5V, and enables the high band filter between CR7 and CR8 for VT greater than 7.5V. The 7.5V switching voltage, corresponds to about 230 MHz.

The filtered signal is next applied to resistive splitter R13-R17. One output drives monolithic amplifier U2, which provides isolation and boosts the signal to about +7 dBm. This signal connects to the A4 Subsynthesizer PCA by a through-the-plate coaxial connector at P1. The other splitter output drives ECL divide-by-ten frequency divider U3. The divided output signal from U3 ranges in frequency from 16 to 32 MHz and is filtered by a five-element low-pass filter (L5, L6, C27-C29). The output signal connects by way of a coaxial cable to the A12 Sum Loop PCA at J2.

SUBSYNTHESIZER VCO TROUBLESHOOTING

6C-18.

A problem in the Subsynthesizer VCO can cause uncal status response 242 (Subsynthesizer unlock) and can also cause self-test failure 324. To test the vco independent of the Subsynthesizer PCA, connect a voltage source, such as an external power supply, to the phase lock port at J1 pin 4. This will override the voltage supplied by the Subsynthesizer PCA but will not damage the UUT. Vary the phase lock voltage from 2 to 23V, and observe the signal at connector J2 on a spectrum analyzer. Verify that the frequency varies from about 16 to 32 MHz, and that the level is about +2 dBm. If the signal does not change as described, troubleshoot the vco.

As a first step in troubleshooting, remove the plug-on jumper from TP1 to TP2, and install it to connect TP1 to TP3. This bypasses divider U3, and connects the fundamental oscillator signal to J2. (Remember to plug the jumper into its original position after troubleshooting.) This signal should vary from about 160 to 320 MHz at about +3 dBm over the tuning range. If this signal does not appear as described, troubleshoot the circuitry previous to the input of U3. Measure the dc voltages at various nodes in the circuit to help isolate the failed circuit. Table 6C-2 lists expected approximate dc voltages at various circuit nodes.

Table 6C-2. A3 Subsynthesizer VCO PCA DC Voltages

LOCATION	VOLTS DC
Q1 collector	+8.7
Q2 collector	+7.1
U1 output	+3.9
CR5/CR7/R10 node, V(phaseclock) ~<7.5V	+2.3
CR5/CR7/R10 node, V(phaseclock) ~>7.5V	-2.3
U2 output	+4.4
U3 pin 2	+3.5

A2 COARSE LOOP CIRCUIT DESCRIPTION

6C-19.

The Coarse Loop PCA generates frequencies from 576 to 960 MHz in 8-MHz steps. It also provides a 40-MHz reference for the Subsynthesizer, a 20-MHz signal for the modulation oscillator, and an 80-MHz signal for the output section. This 80-MHz signal is the local oscillator signal for the heterodyne band and is the reference for the FM circuitry.

The PCA consists of two major blocks: the reference section and the coarse loop. These blocks are described in the following paragraphs.

Reference Section

6C-20.

Refer to the Reference Section Block Diagram (Figure 6C-6) and the Coarse Loop PCA schematic diagram in Section 10 to identify major functional sections and to follow the signal paths of the coarse loop reference section.

The reference section is a phase-locked loop which includes a 40-MHz voltage-controlled crystal oscillator (VCXO), a divide-by-4, by-8, by-20, by-40, a digital phase frequency detector, and associated logic.

The main frequency reference for the instrument is either internal or external. The internal reference is a 10 MHz temperature-controlled crystal oscillator (TCXO), U501, or either the High-Stability (Option -130) or Medium-Stability (Option -132) ovened references. An external reference can be used in place of the internal 10 MHz reference, and can be 1, 2, 5, or 10 MHz.

When the instrument is set to internal reference (EXTREFH=0), the TCXO is turned on by enabling Q501 via open-collector comparator U509C and associated logic circuitry, U502 and U514. The 10-MHz signal from the TCXO is routed through U502 to multiplexer U504B. The output of the multiplexer is connected to the reference clock input of phase detector U503A and U511D.

If the optional high or medium-stability reference is installed (TCXOH=0), the TCXO is disabled. The 10 MHz signal from the optional reference is routed from J8 (REF IN BNC connector) to the phase detector.

FREQUENCY SYNTHESIS




Figure 6C-6 Reference Section Block Diagram

When the instrument is set to external reference (EXTREF=1), the TCXO is turned off. The external signal from J6 is attenuated by R521 through R523, then clipped by CR501 and CR102, and input to a high-pass filter made up of C524 and C525, and L502. High-speed comparator U510 converts the external reference signal to TTL. The output of U510 is input to multiplexer U504B. A portion of the comparator output is fed back to the input to provide hysteresis (R524-R527).

The 40-MHz voltage-controlled crystal oscillator (VCXO) consists of four parts: the 40-MHz third-overtone crystal Y601, a grounded base stage made up of Q606 and associated components, a low-Q tuned circuit to ensure the crystal operates at the third overtone made up of L601, C604 and C605, and R602, and varactors CR603 through CR605.

This oscillator can be tuned approximately ± 1 kHz. Feedback is from collector to emitter. The output from the collector-tuned circuit is lightly coupled by C607 to buffer amplifier U601. The output of the buffer is connected to the 80-MHz section (R606, R617, C610) and another pair of grounded base stages Q607 and Q608. The outputs of these buffers are filtered by a low-pass filter made up of C616, C617, L604, C622, C623, and L605. The output of Q608 is converted to ECL in U602, while the other output drives the main loop phase detector buffer amplifier Q205.

One output of U602 provides the 40-MHz reference for the A4 Subsynthesizer via J16. The same output is also clocked into U506A, divided by 2, and buffered by U513. The 20-MHz square wave is output to bandpass filter R536, L510, and C545 before being sent to the A6 Modulation Oscillator via J8.

A second divide-by-2 counter (U506B) divides the 20 MHz to 10 MHz. This ECL signal is converted to TTL by Q504 and Q505 and buffered by U507C. Two inverters in parallel (U507A,B) drive a low-pass filter consisting of C518, C519, C550, and L501. This filter outputs a 10-MHz sine wave, which is the reference out for the instrument (J7).

When in internal reference, the 10-MHz signal from U507C is routed through multiplexer U504A to the CK input of phase frequency detector U503B, and U511D. When in external reference (10 MHz), divider U505 is disabled and the signal from U507C is routed through multiplexer U504C and logic circuit U511A,B to the R input of the phase frequency detector.

When Special Function 761 is enabled, the 10-MHz signal is divided to 1 MHz, 2 MHz, or 5 MHz by U505, depending on how the switches in SW502 are set. The output of the divider is also routed to the phase frequency detector.

Phase frequency detector U503 and U511D compares the phase/frequency of the divided 40-MHz VCXO (V input) with either the 10-MHz TCXO, the high or medium stability optional reference, or an external reference. The phase detector operates at 10 MHz, except when an external reference of 1, 2, or 5 MHz is used. In these cases, it operates at the reference frequency.

The output of this phase detector operates in the differential voltage mode. If the frequency/phase of the V input (U503B pin 11) is greater than the R input (U503A pin 3), there will be a net positive voltage from U503A pin 6 to U503B pin 8. The loop amplifier/integrator (U508 and associated components), which drives a lead-lag network made up of R532, R530, C546, and Q502, integrates the phase detector voltage and causes the voltage on the control line to varactors CR603 through CR605 to drop until the two frequencies match and the loop is locked. Consequently, if the frequency/phase of the R input is greater than the V input, the net voltage will be negative, and the control voltage will rise until the loop is locked.

A small phase offset is set (R512) to keep the phase detector in its linear region. The bandwidth of this reference loop is changed by switching in various lead-lag networks (R505, R510, R530, R532, C530, C547, C549, C546). When in internal TCXO or external 10 or 5 MHz, Q506 and Q502 are on and the loop bandwidth is approximately 30 Hz. When the external reference is 1 or 2 MHz, Q506 is on and Q502 is off. Turning off Q502 increases the gain by five times, but since the division factor is five times greater, the overall loop gain remains approximately constant. When the medium or high stability optional internal reference is active, both Q502 and Q510 are off and the loop bandwidth is approximately 500 Hz.

The loop control voltage (U508 pin 6) is sensed by two comparators U509A,B. If the voltage is less than approximately 1.2V and more than approximately 11V or if the voltage is pulsing, the loop is unlocked. One-shot U512 converts these pulses into a logic signal. This is combined with the low and high voltage detector to produce REFUNLKL, which is sent to the controller.

The 40 MHz from buffer U601 is amplified by Q609 and doubled to 80 MHz by full-wave rectifier T601, CR601, and CR602. The 80 MHz is filtered by L611, L612, C643, and C644. Then the 80 MHz is amplified by Q610, and filtered again by C649, C50, L613, and L615. This 80-MHz signal is sent to the output section via J5. When in the dc FM mode and not in the heterodyne band, this signal is turned off by Q611 via the REF80H signal.

Coarse Loop

6C-21.

Refer to the Coarse Loop Block Diagram (Figure 6C-7) and the Coarse Loop PCA schematic diagram in Section 10 to identify the major functional sections and follow the signal paths of the coarse loop.

The coarse loop consists of two interlocking loops: the main phase-locked loop and the discriminator loop around the vco. (The discriminator loop reduces the phase noise of the vco.)

A 576- to 960-MHz signal from the A5 Coarse Loop VCO is attenuated, amplified by U401, attenuated again, and amplified a second time by U405. This signal drives divide-by-4 prescaler U301. The 144- to 240-MHz output of the prescaler is amplified to ECL levels by U311 and is input to the N-divider.

The main N-divider consists of two parts: a programmable divide by 3/4/5/6/7 (made up of U302, U303, U308, and U310), and a programmable 5-bit rate multiplier (made up of U304, U305, U306, and U307). The divide by 3/4/5/6/7 is a ring counter with different feedback paths selected to change the division. It is programmed with the CF0/CF1 bits to a steady-state value of $N = 3, 4, 5, \text{ or } 6$. A toggle line (TP2) allows the divider to be programmed to one more than its steady-state value ($N+1$).




Figure 6C-7. Coarse Loop Block Diagram

FREQUENCY SYNTHESIS

The rate multiplier generates a sequence of 0 to 19 pulses within a 40-MHz frame. The output of the rate multiplier drives the TP2 toggle line. Consequently, the divider divides by N part of the frame and N+1 for the remainder of the frame. Fractional division with a 2-MHz step size is obtained depending on the programming of the rate multiplier. Because of the divide-by-4 prescaler, this corresponds to a 8-MHz step at the Coarse Loop VCO frequency.

The outputs of N-divider U308D are connected to mixer phase detector U203. The 40 MHz from the reference section is buffered in a common base stage Q205 and amplified by Q206 to provide a second input to the phase detector. The output of the phase detector is input to the low-pass filter, C212 through CR216 and L204 and L205, with notches at 2 and 4 MHz to suppress the rate multiplier spurs. A lead-lag network made up of R210, R211, and C211 provides proper high-frequency termination for the mixer.

The output of the low-pass filter is connected to loop amplifier U205. This amplifier provides lead-lag compensation for the phase-locked loop. The output of this stage is fed into the acquisition oscillator stage U206. This is set up as a Wien bridge oscillator consisting of R225 through R228, C228 and C229 at a frequency of approximately 100 Hz. Since the phase detector is not a phase/frequency detector, the beat frequency at the output of the phase detector must be small in order for the loop to lock. When the loop is unlocked, the Wien bridge oscillator is oscillating, and the vco frequency is slowly swept about its steered frequency. This causes the beat frequency to be slowly swept close to 0. When the loop locks, there is enough gain around the loop so the oscillation condition for the Wien bridge is no longer met and it stops oscillating. One-shot U204 trips when the Wien bridge oscillates to indicate an out-of-lock condition. This signal (CORUNLKL) is sent to the controller.

The output of the acquisition oscillator U206 is fed into a programmable lead-lag network made up of R229 through R237, C231 through C235, and Q201 through Q204. Since the tuning slope of the vco, in MHz/V, is not constant, this network is programmed to reduce the magnitude of the change. The output of this network is connected to the phase-lock port of the A5 Coarse Loop VCO via J4. This network forms part of the compensation of the discriminator loop. Comparator U208 converts the TTL programming input to 0/10V to drive the FETs. Comparator U210 monitors the phase-lock voltage and generates signals when the voltage exceeds -5V (CORVOLH) or +5V (CORVOLL). This voltage is used for the Coarse Loop VCO compensation.

A 500-Hz active Bessel filter, U207, amplifies and filters the steering voltage from the A4 Subsynthesizer PCA, input via J1-16. The same signal is then sent to the A5 Coarse Loop VCO via J15.

The discriminator circuit senses the frequency noise of the vco and generates a correction signal to reduce the noise. A portion of the RF output from the Coarse Loop VCO (P2) is amplified by U402 and fed into the two-stage limiting power amplifier Q405 and Q406. The output of the amplifier is filtered by C422 through C426, CR402, and CR403. This filter switches at 712 MHz, the same point as a vco band change. Op amp U209 drives PIN diode switches CR402 and CR403.

The output power from the filter is approximately +20 dBm to the 90-degree power splitter on the A25 Discriminator Board. The outputs of the power splitter are connected to the LO input of the mixer U404 and to the delay cable. The other end of the delay cable is connected to the RF input of the mixer. The delay cable is trimmed, so as the coarse loop steps in 8-MHz increments, the phase is such that the IF output is approximately 0V dc.

A filter made up of C418 through C421, L403, L404, R419, and R420 is connected to the IF port. This filter provides both UHF and HF terminations for the mixer. The output of the filter is ac-coupled by C101 and R106 to low noise amplifier Q101 through Q106. The output of this amplifier is resistively summed at R123 and R125 with the phase lock voltage from U206. Diodes CR101 and CR102 limit the output of the discriminator amplifier while in the acquisition mode. To ensure stability, the gain of the low noise amplifier is rolled off by C104 and R119.

COARSE LOOP TROUBLESHOOTING

6C-22.

The A2 Coarse Loop consists of two sections: the reference section and the main coarse loop. These sections are described in the following paragraphs.

Reference Section

6C-23.

A status code 246 indicates a problem in the reference section. This code is displayed when the Signal Generator is set to external reference but no reference is supplied. It is also displayed if the reference is the wrong frequency or is outside the lock range specification. If the unit is set to internal reference and the high or medium stability option is installed, check to see that the 10-MHz output from the option is correct.

If the voltage at TP19 measures approximately -13V, it indicates a problem with the internal TCXO, the internal/external reference circuitry, or the phase detector/loop amplifier. If the voltage measures approximately 13V, it indicates a problem in the 40-MHz oscillator, buffers, dividers, or phase detector/loop amplifier.

Use a 10M Ω , 8 pF probe and make a ground connection, less than 1 inch of lead length, at the probe tip. Voltages measured with an oscilloscope are approximate. Because the reference loop is not locked, frequencies given here are not exact and will typically be slightly higher than indicated. Check the oscillator for 40 MHz 1.4V p-p at TP4.

To check the reference circuitry, proceed as follows:

1. Check the junctions of L605 and C624, L604 and C625, and C617 and C625 for a 630 mV p-p signal.
2. Check U602 pin 2 for a 40-MHz ECL signal.
3. Check TP17, which connects to the A4 Subsynthesizer, for a 700 mV p-p signal.
4. Check the output of the first divide-by-2, U506 pin 15, for a 20-MHz ECL square wave.
5. At TP17 following buffer U513, which supplies the A6 Modulation Oscillator, check for a 20 MHz, 1.2V p-p signal.
6. At U506 pins 2 and 3 check for a 10-MHz ECL square wave.

FREQUENCY SYNTHESISIS

7. At the collector of Q505, check for a 10-MHz TTL signal.
8. At J7, the 10 MHz OUT connector, check for a 10-MHz 5V p-p sine wave.
9. If the voltage at TP19 is approximately -13V when in internal reference, first check the internal TCXO. There should be a 10-MHz TTL signal at U502 pin 12 and U503 pin 3. Power to the TCXO is supplied from Q501 at TP18.

NOTE

If the optional medium or high stability reference is installed, no power should be supplied to the TCXO and there should be a 10 MHz TTL signal at J8 and at pin 3 of U503.

10. If the instrument is set to internal or external 10-MHz reference, REFSEL should be a logic high. There should be a 10-MHz TTL signal at the phase detector input, U503 pin 11.
11. If the instrument is set to the 1-MHz, 2-MHz, 5-MHz external reference mode (SPCL 761), REFSEL should be a logic low. The signal at U503 pin 11 is 1, 2, or 5 MHz (configured for 5 MHz at the factory), depending on the setting of SW502. Refer to the alignment section for information on how to set this switch.
12. To check the external reference, connect a 10-MHz source, +4 dBm signal to the REF IN connector. There should be a 1V p-p sine wave at J6. There should be a 10-MHz TTL signal at U510 pins 9 and 11 and eventually at U503 pin 5. The logic control for the reference section is summarized in Table 6C-3.

Table 6C-3. Reference Section Logic Control Line Summary

STATE	EXTREFH	TCXOH	REFSEL	Q502	Q506
External 10 MHz	1	Y	1	On(+5V)	On(+15V)
External 5 MHz	1	Y	0	On	On
External 2 MHz	1	Y	0	Off(0V)	On
External 1 MHz	1	Y	0	off	On
Internal TCXO	0	1	X*	On	On
Internal HI/MED ref	0	0	X	Off	Off

X = 1 if using 10 MHz external reference; 0 if using SPCL 761 (1, 2, or 5, MHz external reference).
 Y = 1 if using standard TCXO; 0 if using high or medium stability option

13. You should observe 10-MHz signals at U503 pins 3 and 11. To check the phase detector, remove the jumper between TP20 and TP21. Connect a variable power supply to TP21. Monitor the frequency at U503 pin 11. As you adjust the power supply from about 1 to 10V, the frequency at TP11 should increase and decrease around 10 MHz by about ± 200 -500 Hz. The voltage at TP19 should range between -13 and +13V. Reconnect the jumper between TP20-TP21.

14. The final check is the out-of-lock circuitry, which consists of U509, U512, and U515. When the control voltage is between 1 to 11V, the signal at J2-2 should be a TTL high.

To troubleshoot the 80-MHz doubler section, proceed as follows:

1. Check the bias voltages. The voltage should be about 8.8V at the junction of R648, C652, and T601. The voltage at the collector of Q610 should be about 8.1V.
2. Check for the collector of Q609 for an ac voltage of 40 MHz, 2.7V p-p.
3. Check the output of the doubler CR601 and CR602 for an 80-MHz full-wave rectified signal of 1.2V p-p.
4. Check for an 80-MHz 0.8V p-p sine wave at J5.

Main Loop

6C-24.

Status code 243 indicates that the coarse loop is out of lock. Status codes 244 or 245, which indicate the sum loop is out of lock, could be caused by a marginal lock condition in the coarse loop.

When any of these codes are present, check the coarse loop steering circuit first, as follows:

1. Program the coarse loop to 640 MHz by setting the UUT to 544 MHz.
2. Connect the output of the Coarse Loop VCO, A2-J8, to a spectrum analyzer.
3. Ground the phase lock port, TP7 and disable the search oscillator by moving the jumper from TP13 to TP28-TP13.
4. There should be a signal at 640 MHz \pm 2 MHz. If the signal is absent or it is far off frequency, either the Coarse Loop VCO or the vco steering voltage circuit has failed.
5. Program the UUT with SPCL 943 and measure the dc voltage at TP8, the vco steering port. This special function programs the steering dac to full scale, and should result in a reading of 24V. If the Coarse Loop VCO seems to function properly, the Coarse Loop PCA is probably at fault.
6. Using a 500 Ω , 10X probe connected to the spectrum analyzer, compare the levels in the RF section with those in Table 6C-4. These levels are as measured on the spectrum analyzer. The actual level is 20 dB higher.

Table 6C-4. Coarse Loop RF Levels

CONNECTION POINT	LEVEL
P2	-14 dBm
U401 output	-18 dBm
U405 output	-16 dBm
U402 output	-16 dBm

NOTE

The levels in Table 6C-4 are approximate and can vary as much as ± 3 dB.

7. At the output of the divide-by-4 amplifier, use a 500 Ω , 10X probe to check for a 160 MHz, -16 dBm signal.
8. The N-divider programs the coarse loop in 8-MHz steps. The output of the N-divider, TP1, should be approximately 40 MHz, ECL level. There should not be any signal at TP2 for coarse loop frequencies of 640 MHz, 800 MHz, and 960 MHz.
9. If the rate multiplier divider (U305 and related circuitry) is working correctly, there should be a 2-MHz ECL signal at U305 pin 14. The programming to the rate multiplier (128-, 64-, 32-, 16-, and 8-MHz bits) is active low. There are 20 steps in the rate multiplier programming. The logic states for the N-divider are given in Table 6C-5.
10. If the N-divider is functional, check the mixer amplifier Q205 and Q206.
11. Check the collector bias at C273 for approximately 8V.
12. Check for a 40-MHz 1.2V p-p signal at TP5.
13. Check the output of the filter, TP11, for a 500-mV p-p slightly triangular signal. The frequency is below 125 kHz, and its exact value is a function of how close the programmed RF output signal is to 640 MHz.
14. Re-enable the search oscillator by removing the ground from TP28-TP13 and grounding TP11. There should be a 100 Hz 10V p-p sine wave (~ 0 V dc) at TP6.
15. Program the UUT to SPCL 943. This programs the dac's to full scale, which turns Q201 through Q204 on. There should be a 100-Hz 650 mV p-p sine wave at TP7.
16. Clear the UUT. Remove the jumper between TP7 and ground. The loop should be locked. If the loop still does not lock, ground TP9. If the loop locks, the problem is in the delay line discriminator section. If the loop is locked and status code 243 is still present, check the unlock detector, U204.

If the phase noise of the UUT is beyond specified limits, the problem could be in the discriminator section. Check it as follows:

1. Measure the dc voltage at TP1 on the A25 Discriminator PCA. It should be ± 200 mV as the RF frequency is changed.
2. If the voltage is nearly zero, remove the semi-rigid cable connected to J10, and measure the power with the spectrum analyzer. The power should be between +9 and +14 dBm depending on the frequency.

Table 6C-5. N-Divider Logic States

FRONT PANEL FREQUENCY (MHz)	COARSE LOOP FREQUENCY (MHz)	LOGIC STATE						
		CF1	CF0	128	64	32	16	8
15.00	576	0	0	1	0	0	1	1
15.25	584	0	0	1	0	0	1	0
15.50	592	0	0	1	0	0	0	1
15.75	600	0	0	1	0	0	0	0
512	608	0	0	0	1	1	1	1
520	616	0	0	0	1	1	1	0
528	624	0	0	0	1	1	0	1
536	632	0	0	0	1	1	0	0
544	640	0	1	1	1	1	1	1
552	648	0	1	1	1	1	1	0
560	656	0	1	1	1	1	0	1
568	664	0	1	1	1	1	0	0
576	672	0	1	1	1	0	1	1
584	680	0	1	1	1	0	1	0
592	688	0	1	1	1	0	0	1
600	696	0	1	1	1	0	0	0
608	704	0	1	1	0	1	1	1
616	712	0	1	1	0	1	1	0
624	720	0	1	1	0	1	0	1
632	728	0	1	1	0	1	0	0
640	736	0	1	1	0	0	1	1
648	744	0	1	1	0	0	1	0
656	752	0	1	1	0	0	0	1
664	760	0	1	1	0	0	0	0
672	768	0	1	0	1	1	1	1
680	776	0	1	0	1	1	1	0
688	784	0	1	0	1	1	0	1
696	792	0	1	0	1	1	0	0
704	800	1	0	1	1	1	1	1
896	808	1	0	1	1	1	1	0
904	816	1	0	1	1	1	0	1
912	824	1	0	1	1	1	0	0
920	832	1	0	1	1	0	1	1
928	840	1	0	1	1	0	1	0
936	848	1	0	1	1	0	0	1
944	856	1	0	1	1	0	0	0
952	864	1	1	1	0	1	1	1
960	872	1	0	1	0	1	1	0
968	880	1	0	1	0	1	0	1
976	888	1	0	1	0	1	0	0
984	896	1	0	1	0	0	1	1
992	904	1	0	1	0	0	1	0
1000	912	1	0	1	0	0	0	1
1008	920	1	0	1	0	0	0	0
1016	928	1	0	0	1	1	1	1
1024	936	1	0	0	1	1	1	0
1032	944	1	0	0	1	1	0	1
1040	952	1	0	0	1	1	0	0
1048	960	1	1	1	1	1	1	1

FREQUENCY SYNTHESIS

3. If there is no power or if the power is low, use the spectrum analyzer with 500 Ω 10X probe to compare the RF power amplifier levels at Q404 and Q405 with those listed in Table 6C-6. The actual levels are 20 dB higher. The levels in Table 6C-6 are approximate and can vary as much as ± 3 dB.

Table 6C-6. Discriminator RF Section Levels

FRONT PANEL FREQUENCY	COARSE LOOP FREQUENCY	Q404-C	Q405-C	C421	A25-J9
544 MHz	640 MHz	-9 dBm	+3 dBm	+3 dBm	+3 dBm
704 MHz	800 MHz	-11 dBm	-3 dBm	0 dBm	-6 dBm
1048 MHz	960 MHz	-9 dBm	-2 dBm	-2 dBm	-5 dBm

4. The Q404 and Q405 collector bias voltages should be 10.4V and 5.1V.
5. If the power is correct at the collector of Q405 but low at C421, the problem is probably in the switched low-pass filter. If the power is correct at C421 but low at the cable connecting to J10, the problem is probably in the coupler or delay line. If the power is correct at the output of the delay line and the dc voltage at the output of the mixer is nearly zero, the problem is probably a defective mixer. Problems with the delay line assembly necessitate replacing the whole assembly, including the cable.

To check the discriminator amplifier, which consists of Q101 through Q105, proceed as follows:

1. Remove the end of the resistor that connects to J3 on the A25 Discriminator PCA.
2. Connect the resistor to the UUT front panel MOD OUTPUT.
3. Program the UUT to MOD FREQ 1 kHz and MOD LEVEL 4 mV. There should be a 500-mV p-p 1 kHz signal at TP9.

COARSE LOOP PCA ADJUSTMENTS

6C-25.

Refer to Table 6C-7 for information about the test points for the A2 Coarse Loop PCA. The following procedures cover the five adjustments on the A2 Coarse Loop PCA:

- R102, Discriminator video amplifier offset
- R221, Steering gain adjustment
- R227, Acquisition oscillator level adjustment
- L601, 40-MHz oscillator adjustment
- L612 and L613, 80-MHz filter tuning
- R617, 80-MHz level adjustment
- L205, 2-MHz notch adjustment
- SW502, Alternate reference frequency selection

Table 6C-7. A2 Coarse Loop PCA Test Points

TEST POINT	SIGNAL TYPE	RANGE	TYPICAL	SIGNAL DESCRIPTION
TP1	ECL	40 MHz	800 mV p-p	N-divider Output
TP2	ECL	0 to 16 MHz	2 MHz 25 ns AH	Rate Multiplier Output
TP3	RF-ECL	120 to 240 MHz	162 MHz,+5 dBm*	Divide-by-4 Prescaler Output
TP4	ac	40 MHz	1V p-p	40-MHz Oscillator Output
TP5	ac	40 MHz	1.2V p-p	40-MHz Reference Amplifier Output
TP6	dc	+/-1V	Varies	Loop Amplifier/Acquisition Oscillator Output
TP7	dc	+/-0.1V	Varies	VCO Phase-Lock Port
TP8	dc	2 to 22V	11V	VCO Steering Port
TP9	dc	+/-50 mV	Varies	Discriminator Loop Amplifier Output
TP10				Input for Test
TP11	dc	+/-50 mV	Varies	Low-Pass Filter Output
TP12	Ground			
TP13	Shorting Connection	-	-	Disables Acquisition Oscillator
TP14	Ground	-	-	-
TP15	TTL	10 MHz	150 ns AL	Reference Loop Phase Detector Output
TP16	ac	20 MHz	1V p-p	20-MHz Reference to Modulation Oscillator
TP17	ac	40 MHz	800 mV p-p	40-MHz Reference to Subsynthesizer
TP18	dc	12.7 +/-0.2V	Constant	On when internal TXCO
		0.8 +/-0.2V	Constant	Off when external or high/medium stability option
TP19	dc	1 to 11V	5.6V	Reference Loop Amplifier Output
TP20	Shorting Connection	-	-	Opens reference loop for troubleshooting

* As measured with 500Ω 10X RF probe (TEK 6156). Actual level as displayed on spectrum analyzer will be approximately 20 dB lower.

NOTE

These adjustments are not routine and are required only when you replace the associated components or when the adjustment has been changed or has shifted. An exception is SW502, the alternate reference frequency selection, which you may need to change whenever required by your external reference applications.

Discriminator Video Amplifier Offset Adjustment, R102

6C-26.

TEST EQUIPMENT:

- DVM

REMARKS:

Discriminator video amplifier offset adjustment is normally required only when Q102 or any associated components have been replaced or when the adjustment has shifted.

PROCEDURE:

The output of the discriminator video amplifier (TP9) is adjusted to 0V dc.

1. Program the UUT to SPCL 909.
2. Connect the dvm to measure voltage between TP9 and ground.
3. Adjust R102 for $0V \pm 10 \text{ mV}$.

Steering Gain Adjustment, R221

6C-27.

TEST EQUIPMENT:

- DVM

REMARKS:

The steering gain adjustment is normally required only when U207 or any associated components have been replaced or when the adjustment has shifted.

PROCEDURE:

The Coarse Loop VCO steering voltage is adjusted to 24V with the Coarse Loop VCO steering dac set to full scale.

1. Program the UUT to SPCL 909.
2. Program the UUT to SPCL 943. This Special Function programs all dac's to full scale.
3. Connect the dvm to measure the voltage between TP8 and ground (TP14).
4. Adjust R221 for $24.00V \pm .01V$.
5. Program the UUT for SPCL 00. This clears all Special Functions.

Acquisition Oscillator Level Adjustment, R227

6C-28.

TEST EQUIPMENT:

- DVM

REMARKS:

The acquisition oscillator level adjustment is normally required only when U206 or any associated components have been replaced, or when the adjustment has shifted.

PROCEDURE:

Acquisition oscillator level at TP6 is adjusted for 3.54V rms with the phase-locked loop disabled.

1. Connect TP11 to ground (TP13) with a clip lead.
2. Connect the DVM to measure the ac voltage between TP6 and ground.
3. Adjust R227 for 3.54V rms ± 0.10 V.

40-MHz Oscillator Adjustment, L601**6C-29.****TEST Equipment:**

- Frequency counter
- DVM

REMARKS:

The 40-MHz oscillator adjustment is normally required only when Q606 or any associated components have been replaced or when the adjustment has shifted.

PROCEDURE:

The 40-MHz oscillator is adjusted to 40 MHz with the crystal removed from the circuit.

1. Program the UUT to SPCL 909, and select internal reference.
2. Connect counter external reference OUT to UUT 10 MHz IN. Set UUT to EXT REF.
3. Move the jumper from TP22-TP24 to TP22-TP23, and move the jumper from TP26-TP27 to TP25-TP26. This removes the crystal from the circuit.
4. Connect the frequency counter to TP4. Set for 1-kHz resolution.
5. Adjust L601 for 40 MHz ± 10 kHz.
6. Replace the jumpers to original positions.
7. Set the frequency counter for 1-Hz resolution. Verify the frequency is 40 MHz ± 1 count on the frequency counter.
8. Measure voltage at TP19. It should be between 4.5 and 7.5V dc.

80-MHz Filter Tuning, L612 and L613

6C-30.

TEST EQUIPMENT:

- Spectrum analyzer

REMARKS:

Tuning the 80-MHz filter is normally required only when components in the doubler section, Q609, Q610 and related components, have been replaced, or when the adjustment has shifted.

PROCEDURE:

The 80-MHz output from the coarse loop is adjusted for the maximum level.

1. Program the UUT to SPCL 909.
2. Remove the cable and connect the spectrum analyzer to A2-J5. Set the spectrum analyzer to 80 MHz, 1-MHz span, and 10-dBM reference level.
3. Adjust L612 for the maximum level.
4. Adjust L613 for the maximum level.
5. Repeat steps 3 and 4 until the level no longer increases.
6. Reinstall the cable.

80-MHz Level Adjustment, R617

6C-31.

TEST EQUIPMENT:

- Spectrum analyzer

REMARKS:

The 80-MHz level adjustment is normally required only when Q606, Q609, Q610, U601 and associated components have been replaced, or when the adjustment has been changed or has shifted. This adjustment should be done after L612 and L613 have been adjusted.

PROCEDURE:

The 80-MHz level from A2-J5 is adjusted to 4 dBm.

1. Program UUT to SPCL 909.
2. Remove the cable from A2-J15. Connect A2-J15 to the spectrum analyzer. Set the spectrum analyzer to 80 MHz, 1 MHz-span and 10-dBm reference level.
3. Adjust R617 for 4 dBm ± 0.2 .
4. Reconnect the cable to A2-J15.

2-MHz Notch Adjustment, L205

6C-32.

TEST EQUIPMENT:

- Spectrum analyzer

REMARKS:

The 2-MHz notch adjustment is normally required only if L205 and associated components have been replaced or when the adjustment has shifted.

PROCEDURE:

The 2-MHz signal at the output of the acquisition oscillator is minimized.

1. Program the UUT to SPCL 909.
2. Program the UUT to 15.25 MHz.
3. Connect the spectrum analyzer to TP6 with clip leads. Set the spectrum analyzer to center 2 MHz, 100-kHz span, and ref level -20 dB.
4. As L205 is adjusted inward, a signal should become visible on the spectrum analyzer. Adjust L205 to minimize this signal.

Alternate Reference Frequency Selection

6C-33.

REMARKS:

The unit is configured at the factory to accept a 5-MHz external reference when the unit is in alternate reference frequency mode, SPCL 761. You can change the alternate reference from 5 MHz to 1 or 2 MHz by changing the position of switch SW502.

PROCEDURE:

1. On the synthesizer module bottom cover, remove the metal hole plug labeled A2S502.
2. Set the switches as shown in Table 6C-8.

Table 6C-8. Setting SW502 for Alternate Reference Frequency

REFERENCE FREQUENCY	SW502 Switch Segments					
	1	2	3	4	5	6
5 MHz	ON	ON	OFF	OFF	ON	OFF
2 MHz	OFF	OFF	ON	ON	OFF	OFF
1 MHz	OFF	ON	OFF	ON	OFF	ON

A5 COARSE LOOP VCO CIRCUIT DESCRIPTION

6C-34.

The A5 Coarse Loop VCO PCA is controlled by the A2 Coarse Loop PCA and produces a signal that is further processed in the A12 Sum Loop PCA. This assembly includes three varactor-tuned oscillator circuits that cover the frequency range 576 to 960 MHz, programmed by binary control signals CSVCO0H and CSVCO1H, as listed in Table 6C-9.

Table 6C-9. Coarse Loop VCO Binary Band Control Signals

BAND	FREQUENCY RANGE (MHz)	CSVCO0H	CSVCO1H
1	576 to 704	0	0
2	712 to 824	0	1
3	832 to 968	1	1

The three oscillator circuits are designed similarly but have different element values and printed transmission line lengths to cover the three bands. Because the three circuits operate the same, the following discussion specifies only the reference designators for the band 1 oscillator. Refer to the A5 Coarse Loop VCO schematic diagram in Section 10 to locate corresponding elements for the other two oscillators. (Components for each band are identified on the schematic.)

Band 1 oscillator uses a common-base transistor, Q3, configured for negative resistance at the emitter. The emitter is coupled to a resonator that consists of a printed transmission line in series with varactor diodes CR5 and CR6, and low loss porcelain capacitors C5 and C6. Two tuning voltage lines connect to the varactor cathodes and anodes via RF chokes L6 and L3, respectively. The cathodes connect to the vco steering port, J6. The anodes connect to the vco phase lock port, J5. These ports are used by the A2 Coarse Loop PCA to control the operating frequency. The voltage across the varactors, measured between J6 and J5, varies approximately linearly with frequency in each band, from about 2V to 20V.

The +13 dBm nominal signal at the oscillator transistor collector is applied to an 8-dB attenuator R13 through R15 that provides isolation, and then to a low-pass filter consisting of C41, C42, and printed lines that attenuates harmonics to less than -20 dBc. PIN diode CR9 has low RF resistance and passes the oscillator signal when the oscillator is on and goes to a high impedance when the oscillator is off.

Band control signals CSVCO0H and CSVCO1H are decoded by U3 and Q4 through Q8. This circuit applies bias current only to the selected oscillator transistor so that only one oscillator is activated per band.

PIN diodes CR7 through CR9 connect the active oscillator to a resistive signal splitter, R21 and R22, which drives monolithic 11 dB amplifiers U1 and U2. The +7 dBm output of U1 connects to the A2 Coarse Loop PCA at J7 by a through-the-plate coaxial connector, and the output of U2, also at +7 dBm, connects to the A12 Sum Loop PCA at J8 by a coaxial cable.

COARSE LOOP VCO TROUBLESHOOTING

6C-35.

The Coarse Loop VCO PCA, controlled by the Coarse Loop PCA, generates the coarse loop signal that is further processed in the A12 Sum Loop PCA. A problem with the Coarse Loop VCO can cause Coarse Loop Unlock status code 243 to appear. Self-test error codes 320 through 323 can also be triggered by a failed A9 Sum Loop VCO. To determine if a failure is due to the Coarse Loop VCO rather than another assembly, perform the following tests:

1. Ground J5, the phase-lock port of the vco with a clip lead and measure the dc voltage at J6 with the UUT programmed to SPCL 943 (all dac's to full scale). The reading should be 24.00V.
2. Program the UUT to SPCL 942 (all dac's to half scale). The reading should be 12.00V. This tests the vco steering voltage circuit.
3. With J5 still grounded, examine the output at connector J8 with a spectrum analyzer as the frequency is stepped in 8 MHz increments from 512 MHz to 1056 MHz. The frequency should always be within about 2 MHz of expected coarse loop frequency, and the level should be approximately +5 dBm. (The expected coarse-loop frequency can be displayed by entering SPCL 946.) If the signal is good, the problem is likely in another PCA. If the signal is incorrect only over a frequency band corresponding to one of the vco bands, the associated vco circuit is likely at fault.
4. Measure dc voltages at various circuit nodes with the UUT programmed to 600 MHz, 700 MHz, and 1000 MHz to enable each of the three bands. Compare your readings with Table 6C-10. These measurements should help isolate the problem circuit.

SUM LOOP BLOCK DIAGRAM

6C-36.

Refer to the Sum Loop Block Diagram (see Figure 6C-8) to identify major functional sections and to follow the signal paths of the sum loop.

Table 6C-10. A5 Coarse Loop VCO PCA Expected DC Voltages

LOCATION	VOLTS DC
ON bias transistor collector (Q4, Q5, or Q6, depends on band)	-14.3
OFF bias transistor collectors	0
ON oscillator transistor collector (Q1, Q2 or Q3, depends on band)	+8.3
OFF oscillator transistor collectors	+9.6
U1, U2 outputs	+4.4
CR7, CR8, CR9 node	+9.9

FREQUENCY SYNTHESIS




Figure 6C-8. Sum Loop Block Diagram

A12 SUM LOOP CIRCUIT DESCRIPTION

6C-37.

The A12 Sum Loop PCA generates the fundamental frequency band, 480 to 1056 MHz, by combining signal frequencies from the FM, the Subsynthesizer, and the Coarse Loop PCAs. The sum loop was designed for spurious Signal Generation of less than -100 dBc, and for low phase noise contribution. The relation between sum loop output frequency and the input frequencies follows.

For $f(\text{sum}) < 760 \text{ MHz}$:

$$f(\text{sum}) = f(\text{coarse}) - f(\text{fm}) - f(\text{subsynth})$$

For $f(\text{sum}) \geq 760 \text{ MHz}$:

$$f(\text{sum}) = f(\text{coarse}) + f(\text{fm}) + f(\text{subsynth})$$

The A12 Sum Loop PCA includes a phase-locked loop (PLL) circuit that steers the frequency of the A9 Sum Loop VCO PCA to the correct value, according to the above equations. The loop includes an RF section (with two stages of heterodyne frequency downconversion), a phase detector circuit, and an audio section. The audio section contains the loop amplifier, acquisition circuits, and vco coarse steering circuits. The following paragraphs discuss these PLL sections.

The output signal from the A9 Sum Loop VCO PCA is coupled into the output section where the signal is further processed to generate the instrument RF OUTPUT signal.

RF Section

6C-38.

The RF section contains the RF amplifiers, mixers, and filters required to process the Sum Loop VCO signal through three successive stages of frequency downconversion. The first stage subtracts the coarse loop frequency from the Sum Loop VCO frequency to generate a first IF signal, referred to as the IF1 signal. The second stage subtracts the FM PCA signal from the IF1 signal to generate a second signal, IF2. The third stage includes a mixer phase detector that compares the IF2 signal to the subsynthesizer signal and generates the audio frequency phase-locked signal that is further processed in the audio section.

Frequency ranges for these signals are given in Table 6C-11. Note that when FM is on, the programmed deviation appears in the Sum Loop VCO signal, the IF1 signal, and the FM PCA signal.

Table 6C-11. Sum Loop Frequencies

SIGNAL	FREQUENCY RANGE (MHz)
Sum Loop VCO	480 to 1056
Coarse Loop	576 to 960
IF1	88 to 96
FM PCA	80
IF2	8 to 16
Subsynthesizer	8 to 16

The Sum Loop VCO signal at J9 is applied to buffer amplifiers U7 and U8. PIN diode CR4 follows U8 and acts as an adjustable attenuator to control the level at the RF port of double balanced mixer U1. A low-pass filter including C81 and C82 precedes U1 RF port and attenuates high order harmonics in the RF signal. The LO port of U1 is driven by a two-stage amplifier that includes Q1 and Q2. This amplifier accepts the +7 dBm signal from the Coarse Loop VCO at J11 and produces +20 dBm of drive power at the LO port of U1.

U1 generates the IF1 signal at the IF port. This signal is filtered by a 10-element, 100-MHz low-pass filter with input at L3 and output at C27. The filter is located within a channel in an aluminum cover piece to improve high frequency attenuation. This cover also shields the IF1 amplifiers and the IF2 low-pass filter.

The -14 dBm IF1 signal at the filter output is amplified by Q5, configured for 21-dB gain. Q5 drives level detector diode CR1 at +7 dBm. CR1, U4 and associated components form a level control loop that holds RF level constant at CR1 by adjusting modulator PIN diode CR4 bias current. This action also holds the signal level at U1 RF port to a constant value. Accurate RF port level control is necessary to control mixer intermod spurs and noise floor.

The leveled IF1 signal at CR1 is next applied to a 6-dB attenuator (R25-R27) and then to Q6, which is configured as a 20-dB amplifier. Q6 drives the LO port of double balanced mixer U2 with about +20 dBm. The 80-MHz signal from the A14 FM PCA is applied to the RF port of U2 and coupled via a capacitor at J17. Q8 and associated components buffer and low-pass filter this signal, which is then applied to U2 at a -8 dBm level.

U2 generates the IF2 signal at the IF port. This signal is filtered by a nine-element, 20-MHz low-pass filter with input at L9 and output at L23. Like the IF1 filter, this filter is located within a channel in an aluminum cover piece to improve high frequency attenuation. The -14 dBm signal at the filter output drives the IF2 amplifier, which includes Q9 and Q10 and is configured for 21-dB gain. Q10 drives the RF port of mixer U3 with +7 dBm, which is used as a phase detector. The IF2 low-pass filter also provides a dc path for +15V power for the IF2 amplifier.

The A3 Subsynthesizer PCA inputs a 16- to 32-MHz signal to J10. This ECL-level signal is converted to TTL by Q11 and related circuitry. The TTL signal then drives U5, a D-type flip-flop configured to divide the input frequency in half. The resulting 8- to 16-MHz Q and Q (compliment) outputs of U5 drive the LO port of U3.

The IF output of U3 drives the loop filter, a 13-element low-pass type with input at R56 and output at L26. This filter allows audio frequency components to pass with minimum phase shift while adequately attenuating RF mixer products. The loop filter output voltage is proportional to the phase difference between the RF and LO ports of U3. This signal drives the audio section, described in the following paragraphs.

Audio Section

6C-39.

The Audio Section contains the circuits required to acquire and maintain phase lock. Inputs to this section include the phase detector voltage, Sum Loop VCO coarse steering voltage (SUMSTEER), FM modulation signal (SUMAUDIO), FM range switching signals (SUMVCO4-6), and Sum Loop VCO Kv information (SUMCOMP0-7). Audio Section outputs include Sum Loop VCO steering port and phase-lock port voltages, and a phase-locked status indicator for the controller.

LOOP AMPLIFIER

6C-40.

The loop amplifier consists of a low frequency path and a high frequency path connected in parallel and driven by the phase detector voltage at the loop filter output (L26). This configuration minimizes noise and phase shift at frequencies around the unity loop gain frequency of 500 kHz.

The low frequency path operates from dc to about 30 kHz, and includes op amps U104, U105, and associated components. U105 is also configured as a Wien bridge-type acquisition oscillator. When the sum loop is unlocked, U105 oscillates at either 800 Hz or 14 kHz. The oscillation depends on switching FETs Q106 and Q107, which switch capacitors C127 and C131. Potentiometer R132 sets the amplitude of oscillation. U105 stops oscillating and acts as a gain-of-3 amplifier when phase lock is obtained, due to loop dynamics.

The high frequency path operates for frequencies greater than about 30 kHz, and includes Q108 and associated components. Q108 is a low-noise, high-ft transistor configured as an emitter follower. An RC circuit sums the outputs of the two paths, with C137 and C138 providing high-pass and low-pass characteristics, respectively. R167 provides loop gain adjustment.

The summing node, at TP4, is connected to the J6 Sum Loop VCO phase-lock port, and to ground through six switchable resistors, R138-R143. These switched resistors adjust loop amplifier gain to compensate for Sum Loop VCO K_v variations. Note that K_v is the slope of the frequency vs the tuning voltage function.

The switched resistors are programmed by U110, a PROM containing a look-up table. The input to U110, SUMCOMP bits 0-7, is a binary number proportional to $1/K_v$. The six-bit output of U110, functionally related to the SUMCOMP number, drives the programmed resistors to compensate for K_v variation with Sum Loop VCO RF frequency.

ACQUISITION CIRCUITS

6C-41.

The acquisition circuit includes a two-frequency acquisition oscillator, an unlock detecting comparator, a loop disabling circuit, and a dual monostable multivibrator.

When the loop is properly phase locked, the phase detector voltage at TP5 stays close to 0V, because the loop forces equal frequency and nearly equal phase for the phase detector inputs. If the loop was opened, for instance by shorting the vco phase lock port at TP4, the phase detector would generate a beat frequency triangle wave signal of about 300 mV amplitude. Thus, the presence of a voltage above a threshold level indicates loop unlock. High speed comparator U115 trips and activates a two-stage acquisition sequence when the phase detector voltage exceeds 190 mV, indicating loop unlock.

The output of U115 is applied to the 1A input of U114, a dual monostable multivibrator, and trips one-shot A upon unlock detection. One-shot A is configured for a 10-ms output pulse and drives comparators U102A and U102B, which disable the low and high frequency paths of the loop amplifier, respectively, during the 10-ms pulse. U102A turns off Q109, and U102B turns off bias current to Q108, effectively open circuiting the loop amplifier.

This disabling action of opening the loop allows time for all the frequency inputs to the Sum Loop PCA to settle to proper values following a change in instrument RF frequency, prior to sum loop phase-lock acquisition. The trailing edge of the one-shot A pulse triggers one-shot B, at the 2B input.

One-shot B is configured for a 0.5-ms pulse and drives comparator U102C, which switches acquisition oscillator U105 to the 14-kHz mode. This acquisition frequency results in optimum lock-on behavior. During the 0.5-ms pulse, unlock comparator U115 is disabled to allow acquisition to occur. If Sum Loop PCA inputs are correct, acquisition occurs during the 0.5-ms pulse, and U105 stops oscillating, due to changes in loop dynamics. After the 0.5-ms one-shot B pulse, U105 is set to the 800-Hz mode to improve closed-loop dynamics, but does not oscillate if the lock was obtained.

U102D is a zero crossing comparator that senses the polarity at TP1, the low frequency loop amplifier output, and generates the SUMVOLH signal. The controller uses this signal during the Sum Loop VCO calibration routine.

Monostable multivibrator U116 is triggered by the acquisition oscillation at U105. This occurs when the sum loop is unlocked, and generates the SUMUNLKL signal. The signal informs the controller that the sum loop is not locked.

SUM LOOP VCO STEERING CIRCUIT

6C-42.

The Sum Loop VCO has two ports for frequency tuning: the steering port at J5 and the phase-locked port at J6. A coarse tuning voltage, generated at the steering port, tunes the Sum Loop VCO frequency to the desired value, within about ± 2 MHz. The phase-locked port is driven by the loop amplifier with enough voltage to compensate for any error in the steering port, and sets the Sum Loop VCO frequency to the correct phase-locked value. The following paragraphs describe the circuit that drives the steering port.

The SUMSTEER signal is generated in a 12-bit dac on the A33 Modulation Control PCA. The dac is programmed by data stored in the controller. Note that this data is obtained and stored during the Sum Loop VCO compensation procedure, and is unique to a given vco.

The SUMSTEER signal is input at J7-14. This signal, an RF frequency-dependent dc voltage, is proportional to the required steering port voltage. The signal is low-pass filtered and amplified by U103 and associated components. Resistor R112 adjusts the gain of the circuit. Depending on the RF frequency, the dc voltage at steering port TP3 varies from 0 to 26V.

The 80-MHz FM source for the Signal Generator is output by the A14 FM PCA. The Sum Loop VCO is phase locked to this 80-MHz input signal, and any frequency modulation on the signal is transferred to the Sum Loop VCO. However, at high levels of FM deviation, the required voltage swing at the vco phase-lock port would require a phase detector output greater than possible, and thus the sum loop would lose lock.

This problem is avoided by applying an ac signal at the vco steering port that provides nearly the correct deviation in the Sum Loop VCO during high deviation FM operation. Thus, the loop must generate only a small error voltage at the vco phase-lock port to maintain lock, and the phase detector output stays acceptably small.

The SUMAUDIO signal at J8-1, from the A14 FM PCA, is an ac frequency-modulating signal with amplitude proportional to FM deviation. This signal is buffered by op amp U106, which is configured for unity gain. The signal can be switched via U107 for inverting or non-inverting operation. These two modes are required to properly phase the cancellation signal, depending on fundamental frequency band. For $f(\text{fund}) < 760 \text{ MHz}$, U106 inverts, while for $f(\text{fund}) \geq 760 \text{ MHz}$, U106 is non-inverting. R121 provides gain equalization for the two modes.

The buffered signal at TP2 is next applied to dac U109, which is programmed by SUMCOMP bits 0-7. These eight bits encode a number proportional to Sum Loop VCO $1/K_v$. Note that K_v is the slope of the frequency vs the tuning voltage function. Thus, dac U109 scales the signal to account for vco tuning voltage sensitivity variations with RF frequency. R116 adjusts the gain for dac U109.

The dac output at U108 pin 6 is next applied to a switched RC network, which includes R105-108 and related components. The switched RC network is programmed by fm range-switching bits SUMVCO4-6 depending on FM deviation range. This network scales the signal to the appropriate level. The vco steering port TP3, outputs the desired ac cancellation signal. Noise contribution at the vco steering port is reduced by C105, which is switched to ground by Q101 when the cancellation circuit is not active.

SUM LOOP TROUBLESHOOTING

6C-43.

Since the primary function of the sum loop is to combine various signal frequencies into the desired fundamental band frequency, sum loop problems generally cause frequency errors at the UUT output. To troubleshoot, check for sum loop fault status codes 244 and 245. The implications of these errors and suggested troubleshooting sequences in response to the codes are described below. To aid in understanding these circuits, read the detailed circuit descriptions for the A12 Sum Loop and A9 Sum Loop VCO assemblies earlier in this section before you troubleshoot.

Status code 244 indicates that the sum loop is not properly phase locked, and is triggered by the free-running loop acquisition oscillator. This fault can be caused by a problem with the input signals to the sum loop, or by a problem in the A12 Sum Loop PCA or the A9 Sum Loop VCO PCA. The sum loop can be unlocked by a faulty input signal from the Coarse Loop, the Subsynthesizer, or the FM assembly.

To begin troubleshooting sum loop problems, proceed as follows:

1. Check for fault status codes that indicate incorrect operation of the Subsynthesizer PCA, the Coarse Loop PCA, and the FM PCA. Repair any indicated assemblies and recheck for Status Code 244.
2. If the code still appears, check that the three input signals listed in Table 6C-12 are the correct frequency and level. Measure the FM signal using a 500Ω probe with the spectrum analyzer. Detach the coarse loop and subsynthesizer cables from the Sum Loop PCA and connect them directly to the spectrum analyzer. Display the coarse loop and subsynthesizer frequencies by entering SPCL 946 and SPCL 947, respectively, for any UUT frequency.

If the signals in Table 6C-12 are the correct frequency and level, first verify that the Sum Loop VCO is functional as follows:

FREQUENCY SYNTHESIS

Table 6C-12. Preliminary Sum Loop Troubleshooting Checks

SIGNAL DESCRIPTION	TEST LOCATION	FREQUENCY	LEVEL
Coarse Loop	Cable W14	Use SPCL 946	+7 dBm
FM	TP14	80 MHz	-13 dBm
Subsynthesizer	Cable W13	See equations below or use SPCL 947	+3 dBm
For $f(\text{sum}) < 760$ MHz, f in MHz: $f(\text{subsynth}) = 2 * (f(\text{coarse}) - 80 - f(\text{sum}))$ For $f(\text{sum}) \geq 760$ MHz, f in MHz: $f(\text{subsynth}) = 2 * (f(\text{sum}) - 80 - f(\text{coarse}))$			

1. Ground TP4, the phase-lock port, and measure the Sum Loop VCO signal at TP12 using a 500Ω probe with a spectrum analyzer.
2. The measured frequency should be within 2 MHz of the expected sum loop frequency. If the signal is absent or is far off frequency, either the Sum Loop VCO or the vco steering voltage circuit is faulty.
3. Check the steering voltage circuit by programming the UUT with SPCL 943. Measure the dc voltage at TP3, the vco steering port. This special function programs the steering dac to full scale and should result in a reading of 26.00V. If the Sum Loop VCO is functioning properly, troubleshoot the Sum Loop PCA.

Proceed as follows to troubleshoot the Sum Loop PCA:

1. Keep the phase-lock port TP4 shorted to ground and measure the signal at the phase detector output, TP5, with an oscilloscope.
2. This signal should be a 0.56V p-p triangle wave with a frequency of less than 2 MHz. An incorrect signal indicates a fault in the phase detector or the RF circuitry preceding it.
3. Check the RF circuits to isolate a problem by measuring signal levels and frequencies at various points with a 500Ω probe and a spectrum analyzer. Table 6C-13 lists expected frequencies and approximate levels in a suggested test sequence, and Table 6C-14 contains dc bias voltage information for circuits in the RF section. When checking signal levels, short TP4 to ground, and ground the 500Ω probe as closely as possible to each test point. The PCA hold-down screws and the walls of the plate provide good grounds.

An appropriate signal at TP5, with TP4 shorted to ground, indicates a problem in the audio section rather than in the RF circuits. To check the loop amplifier/acquisition oscillator, proceed as follows:

1. Short TP5 to ground and measure the waveform at TP1 with an oscilloscope. The waveform at TP1 should be about a 800 Hz, 14V p-p sine wave.
2. With both TP5 and TP8 shorted to ground, measure the TP1 waveform for an approximate 13.6 kHz, 8V p-p sine wave. Failure of this test indicates a problem somewhere between TP5 and TP1.

Table 6C-13. A12 Sum Loop PCA RF Circuitry Test Information

LOCATION	CIRCUIT	FREQUENCY	LEVEL**
J11	U1 LO amplifier	f(coarse)	-14 dBm
Q2 collector	U1 LO amplifier	f(coarse)	-1 dBm
J9	U1 RF amplifier	f(sum) +/-2 MHz	-34 dBm
TP12	U1 RF amplifier	f(sum) +/-2 MHz	-24 dBm
Q5 base	IF1 amplifier	f(IF1)*	-35 dBm
R25/R26 node	IF1 amplifier	f(IF1)*	-15 dBm
Q6 collector	IF1 amplifier	f(IF1)*	-5 dBm
R17/R45 node	FM amplifier	80 MHz	-26 dBm
TP14	FM amplifier	80 MHz	-13 dBm
Q9 base	IF2 amplifier	f(sub-syn)/2 +/-2 MHz	-37 dBm
Q10 collector	IF2 amplifier	f(sub-syn)/2 +/-2 MHz	-18 dBm
J10	ECL/TTL buffer	f(sub-synth)	-18 dBm
R57/C60 node	U3 LO driver	f(sub-synth)/2	-26 dBm

* f(IF1) = (f(sub-synth)/2 + 80) +/-2 MHz
 ** Levels are approximate and are measured using a 500Ω probe with a spectrum analyzer.

Table 6C-14. A12 Sum Loop PCA RF Section DC Bias Voltages

LOCATION	CIRCUIT	VOLTS DC
Q1 collector	U1 LO amplifier	+9.8
Q2 collector	U1 LO amplifier	+4.9
U7 output	U1 RF amplifier	+4.7
U8 output	U1 RF amplifier	+4.7
Q5 collector	IF1 amplifier	+9.5
Q6 collector	IF1 amplifier	+3.5
Q8 collector	FM amplifier	+9.8
Q9 collector	IF2 amplifier	+6.4
Q10 collector	IF2 amplifier	+8.5
Q11 collector	ECL/TTL buffer	+1.0

To check the programmable attenuator for proper operation, proceed as follows:

1. Connect TP7 and TP9 to ground.
2. Program the UUT to SPCL 943 (dac's set to full scale), and measure the resistance from TP4 to ground for a reading of about 240Ω.
3. Program the UUT to SPCL 941 (dac's set to zero) for a resistance reading of about 29.5Ω. Failure of this test indicates a problem somewhere between TP1 and TP4.

FREQUENCY SYNTHESIS

Status Code 245 indicates an unlevelled condition in the leveling loop that controls the signal amplitude at the RF input of mixer U1. A fault code displays when the modulator control voltage at J16 exceeds about 10V. This fault condition can be caused by either a level problem in the RF path (including the Sum Loop VCO and sum loop circuits between J9 and CR1), or by improper signal frequencies within the sum loop.

Table 6C-15 presents the nominal characteristics of the signals at the various test points on the A12 Sum Loop PCA. This table lists the normal range of the signals, along with specific values for the instrument diagnostic state.

Table 6C-15. A12 Sum Loop PCA Test Points

TEST POINT	SIGNAL TYPE	RANGE	TYPICAL FOR SPCL 909	SIGNAL DESCRIPTION
TP1	dc+audio	+/-4V	0V	Loop amp low frequency output
TP2	audio	0 to 3.0V rms	0V	SUMAUDIO buffer amplifier output
TP3	dc+audio	0 to 26.0V	15V	Sum Loop VCO steering voltage
TP4	dc+audio	+/-8V	0V	Sum Loop VCO phase lock voltage
TP5	dc+audio	+/-150 mV	0V	Phase detector voltage
TP6	N/A	This test point is an input for sum loop test and alignment.		
TP7	TTL	TTL high, low	TTL high	Loop disabling one-shot output signal
TP8	TTL	TTL high, low	TTL high	Acquisition oscillator switching signal
TP9	dc+audio	+/-4V	0V	Filtered loop amp LF output
TP10	N/A	This test point is shorted to ground for sum loop test and alignment.		
TP11	N/A	This test point is shorted to ground for sum loop test and alignment.		
TP12	RF*	-20 to -28 dBm 480-1056 MHz	-24 dBm 600 MHz	Buffered Sum Loop VCO signal
TP14	RF*	-13 dBm 80 MHz	-13 dBm 80 MHz	Buffered FM oscillator signal
TP15	ground			

* RF Levels are approximate and are measured using a 500Ω probe with a spectrum analyzer.

SUM LOOP ASSEMBLY ADJUSTMENTS

6C-44.

The following procedures cover the five potentiometer adjustments on the A12 Sum Loop PCA listed below:

- R112, Steering level adjustment
- R121, Buffer gain match adjustment
- R116, FM null adjustment
- R167, Loop gain adjustment
- R132, Acquisition oscillator level adjustment

NOTE

These adjustments are not routine and are required only when you replace the associated components or when you change the adjustment.

Steering Level Adjustment, R112**6C-45.****TEST EQUIPMENT:**

- DVM

REMARKS:

The Steering Level Adjustment is normally required only when U103 or any associated components have been replaced or when the adjustment has shifted.

PROCEDURE:

Adjust the Sum Loop VCO steering voltage to +26V dc with the Sum Loop VCO steering dac set to full scale.

1. Program the UUT to SPCL 909.
2. Program the UUT to SPCL 943 to program all dac's to full scale.
3. Connect the dvm to measure the voltage between TP3 and TP15 (ground).
4. Adjust R112 for +26.00V \pm .02V.
5. Program the UUT for SPCL 00. This clears all Special Functions.

Buffer Gain Match Adjustment, R121**6C-46.****TEST EQUIPMENT:**

- DVM

REMARKS:

The buffer gain match adjustment is normally required only when U106 or any associated components have been replaced or when the adjustment has shifted.

PROCEDURE:

Adjust the SUMAUDIO buffer amplifier for equal gain in the inverting and non-inverting modes.

1. Program the UUT to SPCL 909, 800 MHz, 4 MHz FM deviation, and 1 kHz mod frequency. Turn INT FM on.
2. Connect the dvm to measure the ac voltage between TP2 and TP15 (ground).
3. Note the dvm reading.

4. Program the UUT to 700 MHz.
5. Adjust R121 for a dvm reading equal to that noted in step 3, ± 5 mV.

FM Null Adjustment, R116

6C-47.

TEST EQUIPMENT:

- Oscilloscope

REMARKS:

Perform the FM null adjustment under the following conditions:

- If the A12 Sum Loop PCA has been replaced or the A14 FM PCA has been replaced or repaired.
- If U108, U109, or any associated components have been replaced or the adjustment has been changed or has shifted.

PROCEDURE:

With the UUT programmed for INT FM on, and 4-MHz FM deviation at 168-kHz mod frequency, adjust the ac error voltage at TP5 (the phase-detector output), for a minimum peak-to-peak value.

1. Program the UUT to SPCL 909, 700 MHz, 4-MHz deviation, and 168-kHz mod frequency. Turn INT FM on.
2. Set the oscilloscope for 50 mV/division vertical, 2 us/division horizontal, and ac coupling.
3. Connect the oscilloscope probe to monitor the signal at TP5, using TP15 for the ground connection.
4. Adjust R116 for a minimum peak-to-peak voltage. The waveform should be less than 150 mV p-p.

Loop Gain Adjustment, R167

6C-48.

TEST EQUIPMENT:

- High-frequency synthesized signal generator (HFSSG)
- Wideband ac voltmeter (WBVM)

REMARKS:

- The Loop Gain Adjustment is normally required only when U3, Q108, or any associated components are replaced or when the adjustment has shifted.
- The upper plate cover of the lower module must be installed prior to this adjustment.

PROCEDURE:

An 800-kHz signal is applied to the Sum Loop VCO steering port through TP6. Then adjust the loop gain via R167 until the ac voltages at the Sum Loop VCO steering and phase lock ports are equal.

1. Access R167, TP3, TP4, and TP6 by removing the appropriate plate cover access plugs.
2. Program the UUT to SPCL 909, 548 MHz, 150-kHz FM deviation. Turn EXT AC FM on.
3. Program the HFSSG to 800 kHz, -21.0 dBm.
4. Connect the HFSSG output to TP6 via a BNC to clip lead adapter. Connect the ground clip to the plate cover adjacent to TP6.
5. Connect the WBVM to measure the ac voltage between TP3 and the plate cover adjacent to TP3 (ground).
6. Program the WBVM for dB relative. The reading should be 0 dB.
7. Connect the WBVM to measure the ac voltage between TP4 and the plate cover.
8. Adjust R167 for an indication of $0.0 \text{ dB} \pm 1 \text{ dB}$.
9. Replace the access plugs.

Acquisition Oscillator Level Adjustment, R132

6C-49.

TEST EQUIPMENT:

- DVM

REMARKS:

The acquisition oscillator level adjustment is normally required only when U105 or any associated components are replaced or when the adjustment has been changed or has shifted.

PROCEDURE:

Adjust the acquisition oscillator level at TP1 for 2.82V rms with the phase-locked loop disabled.

1. Connect TP5 to TP15 with a clip lead. Connect TP8 to TP15 with a clip lead.
2. Connect the dvm to measure the ac voltage between TP1 and TP15 (ground).
3. Adjust R132 for an indication of $2.83 \text{V rms} \pm 0.05 \text{V}$.

A9 SUM LOOP VCO CIRCUIT DESCRIPTION

6C-50.

The A9 Sum Loop VCO PCA produces the fundamental band signal that when further processed in the Output Section, becomes the Signal Generator output. The A12 Sum Loop PCA controls this assembly, which includes four varactor-tuned oscillator circuits that cover the frequency range 480 MHz to 1056 MHz. They are programmed by binary control signals SUMVCO0H and SUMVCO1H as shown in Table 6C-16.

Table 6C-16. Sum Loop VCO Binary Control Signals

BAND	FREQUENCY RANGE (MHz)	SUMVCO0H	SUMVCO1H
1	480 to 624.999999	0	1
2	625 to 759.999999	0	0
3	760 to 894.999999	1	0
4	895 to 1055.999999	1	1

The four oscillator circuits are designed similarly but have different element values and printed transmission line lengths to cover the four bands. Because the four circuits operate the same, the following discussion specifies only the reference designators for the band 1 oscillator. Refer to the A9 Sum Loop VCO PCA schematic in Section 10 to locate corresponding elements for the other three oscillators. (The components for each band are identified on the schematic.)

The band 1 oscillator uses common-base transistor Q4 configured for negative resistance at the emitter. The emitter is coupled to a resonator that consists of a printed transmission line in series with varactor diodes CR7 and CR8 and low loss porcelain capacitors C7 and C8. Two tuning voltage lines connect to the varactor cathodes and anodes via RF chokes L8 and L4, respectively. The cathode lines connect to the vco steering port, J5. The anode lines connect to the vco phase lock port, J6. These ports are used by the A12 Sum Loop PCA to control the operating frequency. The voltage across the varactors, measured between J6 and J5, varies approximately linearly with frequency in each band from about +2V to +20V.

The +13 dBm nominal signal at the oscillator transistor collector is applied to an 8-dB attenuator that provides isolation (R18-R20), and then to a low-pass filter that attenuates harmonics to less than -20 dBc (C51, C52, and printed lines). PIN diode CR12 has low RF resistance and passes the oscillator signal when the oscillator is on, and goes to a high impedance when the oscillator is off.

Band control signals SUMVCO0H and SUMVCO1H are decoded by U5 and Q5 through Q10. This circuit applies bias current only to the selected oscillator transistor. Thus, only one oscillator is activated per band.

PIN diodes CR9 through CR12 connect the active oscillator to a resistive signal splitter consisting of R22, R23, and R50. The first signal splitter output goes to series-connected monolithic 11-dB amplifiers U1 and U2. A -12 dB pad (R26-R28) is located between U1 and U2. Two amplifiers are required for adequate isolation between the Sum Loop and the Premodulator assemblies. The output of U2, at about +7 dBm, is connected to the A32 Premodulator PCA by a plug-in capacitor at J7.

The second signal splitter output goes to an identically configured circuit including amplifiers U3 and U4. Following U4 is a low-pass filter including C69 and C70 that attenuates high frequency harmonics. The filtered output from U4 is connected to the A12 Sum Loop PCA at P1 by a through-the-plate composition resistor. This component behaves as a distributed RC low-pass filter at very high frequencies, and improves sum loop spurious performance.

SUM LOOP VCO TROUBLESHOOTING

6C-51.

The Sum Loop VCO PCA, along with the A12 Sum Loop PCA, generates the fundamental frequency band. A failure of the Sum Loop VCO can cause Sum Loop Unlock status code 244, or Sum Loop Unlevel status code 245 to appear. A failure of the Sum Loop VCO can trigger self-test error codes 327 through 333. To determine whether the Sum Loop VCO or another assembly has failed, perform the following tests.

1. Ground the phase lock port of the vco with a clip lead (J6, Sum Loop VCO or TP4, Sum Loop).
2. Measure the dc voltage at J5 with the Signal Generator programmed to SPCL 943 (all dac's to full scale). The reading should be +26.00V.
3. Program the UUT to SPCL 942 (all dac's to half scale). The reading should be +13.00V. This tests the vco steering voltage circuit.
4. With J6 still grounded, examine the generator output with a spectrum analyzer while stepping the frequency from 512 to 1056 MHz. The frequency must be within about 2 MHz of programmed frequency.

Bypass the output section by examining the signal at vco output J7 with a 500Ω probe (ground the probe nearby). The level should be about -14 dBm. If the signal is correct, the problem is likely in another PCA. If the signal is incorrect over a frequency band corresponding to one of the vco bands, troubleshoot the associated vco circuit.

The dc voltages can be measured at various circuit nodes with the UUT programmed to frequencies corresponding to the four vco bands. Enable each of the four bands with UUT frequencies of 600 MHz, 700 MHz, 800 MHz, and 900 MHz. Table 6C-17 lists the voltage levels of the Sum Loop PCA.

Table 6C-17. A9 Sum Loop VCO PCA Expected DC Voltages

LOCATION	VOLTS DC
ON bias transistor collector (Q5, Q6, Q7 or Q8, depends on band)	-14.4
OFF bias transistor collectors	0
ON oscillator transistor collector (Q1, Q2, Q3 or Q5, depends on band)	7.8
OFF oscillator transistor collectors	9.4
U1,2,3,4 outputs	4.5
CR9, CR10, CR11, CR12 node	9.7

SUM LOOP VCO ASSEMBLY ADJUSTMENT

6C-52.

The following procedure covers the R23 amplifier gain adjustment on the A9 Sum Loop VCO PCA.

NOTE

This adjustment is not routine and is required only when you replace the associated components, when you change an adjustment, or when either the A12 Sum Loop PCA or the A9 Sum Loop VCO PCA is replaced.

TEST EQUIPMENT:

DVM

REMARKS:

The R23 Amplifier Gain Adjustment should be performed when the following components are replaced:

- A9 Sum Loop VCO: U3, U4, Q1, Q2, Q3, Q4
- A12 Sum Loop PCA: U7, U8, CR4, U1

PROCEDURE:

Adjust the sum loop modulator voltage to 3.0V dc maximum over the Sum Loop VCO frequency range.

1. Program the UUT to RCL 98, 720 MHz.
2. Connect the DVM to measure the dc voltage between J12 on the A32 Premodulator PCA and ground.
3. Adjust R23 for 3.00V \pm 0.10V.
4. Step the UUT frequency from 520 MHz to 1050 MHz in 10 MHz steps. Note the frequency where the voltage is greatest. Program the UUT to this frequency.
5. Adjust R23 for 3.00V \pm 0.10V.
6. Step the UUT frequency from 520 MHz to 1050 MHz in 10 MHz steps. Verify that the voltage is between 1.00V and 3.10V for each frequency.

Section 6D RF Level/AM

RF LEVEL FAULT TREE

6D-1.

Refer to the RF Level Fault Tree (Figure 6D-1) when troubleshooting RF Level and AM problems.

RF LEVEL BLOCK DIAGRAMS

6D-2.

Refer to the RF Level Block Diagram (Figures 6D-2 and 6D-3) to identify the major functional sections and to follow the signal paths of the A31 Output, A33 Mod Control, and A32 Premodulator PCAs.




Figure 6D-1. RF Level Fault Tree




Figure 6D-2. A31 Output and A33 Modulation Control Block Diagram




Figure 6D-3. A32 Premodulator PCA Block Diagram

RF LEVEL CIRCUIT DESCRIPTION**6D-3.**

The Output Assembly consists of the circuits on the A33 Modulation Control PCA, the A32 Premodulator PCA, and the A31 Output PCA. They are interrelated and are described in this subsection as a unit.

The A33 Modulation Control PCA distributes dc power and control signals to the Output PCA, the Premodulator PCA, the FM PCA, and the Sum Loop PCA. It also controls and distributes internal and external modulation signals for AM, FM, ϕ M, and pulse modulation.

The A32 Premodulator PCA receives a 480- to 1056-MHz RF signal from the A9 Sum Loop VCO. The Premodulator PCA uses divide-by-two circuits, switches, and a doubler circuit to develop a 15- to 2112-MHz RF signal. This signal is applied to the Output PCA.

The A31 Output PCA contains the level/am modulator and the pulse modulator circuits. It generates a detected voltage for the leveling loop, develops the 0.1- to 14.999999-MHz het band signal, and provides the final amplification of the 0.1- to 2112- MHz output signal.

The A35 Attenuator/RPP Assembly receives a 0.1- to 2112-MHz RF signal from the Output Assembly. Refer to paragraph 6D-27 Attenuator/Reverse Power Protection (RPP) for details about the A35 assembly. The Attenuator/RPP provides 0 to 138-dB of attenuation in 6-dB steps and provides protection for the output circuits.

RF Path**6D-4.**

The A9 Sum Loop VCO PCA inputs a 480- to 1056-MHz signal to J5 on the A32 Premodulator PCA. The logic signal (MIDH) controls a circuit that includes CR1 through CR 4, which acts as a double-pole, double-throw (DPDT) switch. The diode circuitry switches the RF signal directly to amplifier U4, or through divide-by-two circuit U2, and then to U4.

Both RF signal paths use frequency-shaping networks to flatten the frequency response. The input frequency to U4 is 240 to 1056 MHz. The signal is then further amplified by U5. The output of U5 is filtered by an 1100- MHz low pass filter, then passes through the X2 band select switch consisting of PIN diodes CR5 through CR8. A switch controlled by logic signal X2L either routes the signal through low pass filter and divider circuits to generate the 15 to 1056 MHz bands, or else to a doubler circuit for 1056 to 2112 MHz.

The 15 to 1056 MHz path begins with a switched filter that is controlled by logic signals HAOCTH and MIDH. This filter removes harmonics with low-pass filters switched at 350 MHz, 512 MHz, and 730 MHz. The particular filter in place depends on the logic state of HAOCTH and MIDH, which control CR9-CR19.

The resulting filtered 240- to 1056-MHz signal goes to the circuitry that includes CR22, CR23, CR31, and CR32, which act as a DPDT switch. The switch circuitry is controlled by logic signal GT256H. This DPDT switch directs the RF signal to an adjustable attenuator including R51, or to the divider chain beginning with U11. The adjustable attenuator serves to equalize level variations in the 256 to 1056 MHz and the 15 to 256 MHz bands.

Divide-by-two U11 has its output split: one branch provides 128- to 256-MHz to a switched filter for reducing harmonics, and a second branch provides an input signal to the third divider, U58. The 128- to 256-MHz output passes through a low-pass filter (selected by logic signal GT180H) for frequencies below 180 MHz. Frequencies between 180 and 256 MHz are filtered by the 260 MHz low-pass filter between U10 and CR31. When a frequency in this band is selected, logic signal 1HAFH2 is high, which turns on CR71. The signal is level-adjusted by the network between CR25, CR27, and CR71.

U58 has two outputs. One output provides 64 to 128 MHz to an output filter consisting of T2 and the low pass filter following it. The second output provides these same frequencies to the fourth divider, U8. U58 is activated when D1HAFL is high, which provides dc bias, and when D2HAFH is low, which activates the divider.

U8 has two outputs. One output provides 32 to 64 MHz to transformer T4 and the following low pass filter. The second output provides the same frequencies to drive the fifth divider, U9. U8 and its output are selected by logic signals D3HAF and 3HAFH. The fifth divider, U9, generates 15 to 32 MHz. U9 drives transformer T5 and the following low pass filter. U9 and its output are selected by logic signals D4HAFL and 4HAFH. Diodes CR71, CR28, CR29, or CR30 select the appropriate band, then U10 amplifies it.

The 15 to 1056 MHz signal at the CR31/CR32 junction is applied as one input to a PIN diode band select switch that includes CR47 through CR50, and is controlled by logic signal X2L. The other input is the 1056 to 2112 MHz signal developed by the doubler circuit, described below.

For operation in the X2 band from 1056 to 2112 MHz, PIN diode switch CR7/CR8 directs a 528 to 1056 MHz signal to the frequency doubler and associated amplifiers and filters on the A32 Premodulator PCA. The signal is first amplified and level controlled by U3 and U6, operating in a limiting mode. U6 drives balun transformer T3 at about +14 dBm, which develops a balanced drive for full wave rectifier CR56. The desired second harmonic output from CR56 is attenuated by buffer attenuator R318/R319/R320, and then amplified by U7. Undesired fundamental and third harmonic products are also generated by CR56. The filter bank that follows U7 acts to attenuate these undesired components. U1 is a multilayer stack of four stripline bandpass filters that follows U7. A PIN diode switch routes the signal through one of these filters, depending on operating frequency. The band select logic signals are X2FL1L, X2FL2L, X2FL3L, and X2FL4L, corresponding to frequency ranges of 1056 to 1250 MHz, 1250 to 1450 MHz, 1450 to 1750 MHz, and 1750 to 2112 MHz. For each band, the corresponding logic select signal is low, while the other three are high. The output signal from the switched filters is amplified by U14 and applied to PIN diode CR47, part of the switch that selects between the 1056 to 2112 MHz and the 15 to 1056 MHz bands. The 0 dBm output of this switch, at J16, passes through plug-in jumper capacitor A42C3 to the amplitude modulator on the A31 Output PCA.

The amplitude modulator on the Output PCA consists of PIN diodes CR1 through CR4 and associated components. The modulator receives the 15- to 2112-MHz signal from the Premodulator PCA through plug-in jumper capacitor A42C3 at J7. The modulator is a current-controlled variable attenuator that provides AM and output level control. A balanced topology minimizes even order harmonic generation and avoids post low pass filters. Modulator control currents are determined by a

modulator driver circuit that consists of U14, U15, U16 and associated parts. This circuit provides series diode and shunt diode control currents as a function of a control voltage ranging from 0 to 10V. The voltage to current function was designed so that attenuation is a linear function of control voltage, e.g., modulator output RF signal level at 8V is twice the value at 4V. Linearity is required for constant leveling loop bandwidth. Leveling loop circuits on the A33 Modulation Control PCA provide the modulator control voltage, and are described later.

Q2, Q16, Q3, and associated components follow the modulator in the signal path and form a three-stage, 26-dB gain, 15- to 1056- MHz amplifier. Q2 and Q16 are bipolar parts, while Q3 is a linear power GaAs FET. This amplifier drives a 3-dB power splitter that consists of resistors R38 through R41 and the associated transmission lines. One power-splitter output drives the leveling loop detector diode CR7. The other output goes to an up-tilt attenuator for frequency response compensation, followed by a nominal -7 dB adjustable attenuator that includes CR19 and CR20. This adjustment is required to compensate for gain variations in the three stage 26 dB amplifier. A 7dB gain buffer amplifier, Q5 and associated parts, follows the adjustable attenuator and provides reverse isolation to the detector diode. The buffer amplifier drives U3, a monolithic GaAs SPDT switch. U3 and U7, a similar part, provide the functions of pulse modulation and signal routing for het band operation. U4, U5 and U6 decode logic signals PULSEL and DHETL A and provide control signals to U3 and U7. For 15 to 2112 MHz operation, the signal is routed through U3, C144, C145, and connects to the output amplifier. The output amplifier consists of linear power GaAs FET Q6 and associated biasing components. For pulse operation in this band, U3 and U7 toggle to the other position, providing more than 80 dB isolation. Note that het band circuits are without power in this band, and thus contribute no spurious signals.

For het band operation (0.1 to 15 MHz), the signal from buffer amplifier Q5 is routed through U3 to the het band circuits. This 80.1 to 95 MHz signal passes through a 7 dB pad, then through a 95-MHz lowpass filter that includes C44 through C47. The signal then passes through an adjustable pad (R96), and is applied to the RF input of double balanced mixer U12. The adjustable pad equalizes level in the het and fundamental bands. The 80 MHz local oscillator (LO) signal for the mixer comes from the A2 Coarse Loop PCA through J3 and is amplified by U10. This signal is then amplified by class C amplifier Q8, which is followed by a band-pass filter and 3 dB pad to provide +18 dBm at the mixer LO port.

The mixer 0.1- to 15-MHz output signal passes through a diplexing low-pass filter (C92 through C96, and R102) that suppresses unwanted mixer spurious products while maintaining a 50Ω load at the mixer IF port. A two-stage IF amplifier consisting of Q9, Q10, and associated components amplifies the filtered IF signal by about 20 dB. The signal is then filtered (C55 through C59) to remove residual RF and LO components, and is routed by switch U7 to the output amplifier, Q6. Q7 and Q12 switch off the +5V power supply for the LO and IF amplifiers to prevent spurious signals from being introduced when the instrument operates in the 15- to 2112-MHz bands. Pulse modulation in het band is obtained by toggling switch U7. PIN diode CR15 is biased on for het band, and further isolates the 80.1 to 95 MHz RF signal from the output amplifier.

The 80 MHz signal from the A2 Coarse Loop PCA at J3 also drives a divide-by-four circuit that includes U17, U9, and U11. The 20 MHz output, at J1, connects to the A14 FM PCA and serves as a reference frequency.

Leveling Loop

6D-5.

The leveling loop controls the 15- to 2112-MHz signal level at detector diode CR7 on the Output PCA; consequently the power splitter output at C31 is also level controlled. The leveled RF signal is proportional to the leveling loop control voltage that appears at TP7 on the A33 Modulation Control PCA.

Schottky detector diode CR7 generates a temperature-dependent dc voltage. This is also a non-linear function of the applied RF voltage, thus temperature compensation and linearization are necessary. The detector diode signal is low-pass filtered by L12 and C33, and is offset by the voltage across temperature-compensating diode CR8. A current source circuit formed by Q1, Q2, and associated components on the Modulation Control PCA provide bias current for CR20 and CR19.

The offset detector diode voltage at U7 pin 3 on the Modulation Control PCA is linearized by amplifier U7 and its associated feedback components. Potentiometer R28 provides an adjustment for best detector linearity at low RF levels. Thus, the voltage at U7 pin 6 (TP2) is proportional to the RF signal level incident on detector diode CR20 (Output PCA).

The voltage is then divided and applied to U41 pin 2, the loop-integrator/summing amplifier. The leveling loop control voltage (plus any AM) is applied to U41 pin 3. U41 generates the modulator control voltage (TP8) that is applied to the modulator driver circuit on the Output PCA. An additional linearizing network including R35, R36, CR5, CR6, and adjustment pot R55, predistorts the control signal at low levels. R55 adjusts for low level linearity. Amplitude modulation is achieved by summing an appropriately scaled modulation signal with the dc leveling loop control voltage.

The leveling loop is closed by means of the amplitude modulator/modulator driver, on the Output PCA. These circuits, described previously in this section, attenuate the RF signal in proportion to the modulator control voltage at TP8 on the Modulation Control PCA, which varies from 0 to 10V.

Comparator U3 and associated components form an unlevelled indicator circuit. The comparator senses the modulator control voltage at TP8. This voltage is normally less than +11V, and the comparator output is high. If the modulator control voltage exceeds +11V, the modulator attenuation is at a minimum, and the leveling loop becomes inoperative (unlevelled). This condition could be due to a fault or some abnormal operation such as overmodulation. In this case, the comparator output (UNLVLL) goes low. The Controller PCA senses this low and causes the front panel STATUS indicator to flash and displays unlevelled status code 241 if interrogated.

Level Control

6D-6.

The level-control circuit sets the instrument output level. This audio signal processing circuit receives inputs from the internal and external modulation signals, a dc reference voltage, and the digital control commands. The circuit outputs the leveling loop control voltage that provides vernier level control and amplitude modulation control of the signal generator output. The A13 Controller PCA provides digitally encoded level, modulation depth, and temperature-compensation information.

External AM signals are cabled to J13, pin 1 on the Modulation Control PCA. This point is monitored by an ac peak detecting voltmeter composed of comparator U16, U17 and associated components. A similar circuit monitors external FM signals. Both circuits share a common reference circuit, R70 through R74 and CR12. These components provide voltages of 1.02V at U16 pin 8 and 0.98V at U16 pin 10. When these voltages are exceeded, these comparators trip and trigger monostable multi-vibrators U17A and U17B to provide indication to the controller that the peak ac voltage is not 1V.

Analog switch U5 selects the internal or external dc- or ac-coupled modulating signal, or selects no modulation. The selected signal is buffered by U21 and is applied to U6 pin 19, a multiplying 12-bit dac. U6, with amplifier U8-A, acts as a digitally programmed variable attenuator that controls AM depth. Op amp U8-B sums the AM signal (at TP6) with a dc-reference current provided by CR7. The output at U8-B pin 8 is the 1+AM signal. This signal, with additional scaling, is the basis for level and AM depth. AM depth adjustment is provided by potentiometer R10 and AM dac offset is provided by R8.

The instrument RF output amplitude is temperature compensated in a frequency-dependent manner. The 1+AM signal is applied to the reference input of U11, an 8-bit multiplying dac, and to one input of summing op amp U8-D. The dac output, at U8-C pin 1, is the 1+AM signal scaled by a factor that is generated from stored, RF frequency dependent constants. This voltage is applied to an amplifier with temperature-dependent gain that includes U8D, R15, R16, R18, and RT17. This amplifier produces a temperature compensated 1+AM signal at U8-D pin 14.

This 1+AM signal is applied to the reference input of level dac U12. This 14-bit multiplying dac, with op amp U4, generates the leveling loop control voltage (at TP7). The leveling loop control voltage is the temperature compensated 1+AM signal multiplied by a factor proportional to the 14-bit level control number provided by the Controller PCA. The signal generator RF output level adjustment is provided by potentiometer R20, and dac offset voltage adjustment is provided by potentiometer R23.

RF LEVEL TROUBLESHOOTING

6D-7.

If the signal generator level is inaccurate or an unleveled condition exists, the Output assembly (A31, A32, and A33), or the A35 Attenuator/RPP Assembly is probably at fault. If an unleveled condition exists, check the RF circuitry prior to the detector, the detector circuitry, or the dc part of the leveling loop circuitry. Refer to the heading "Unleveled Condition" later in this section.

If there is no unleveled condition, the problem is likely in the circuitry following the detector. This circuitry includes the buffer amp Q5, the heterodyne circuit, the pulse modulator, the output amplifier Q6, and the A35 Attenuator/RPP Assembly. If the level problem exists only below 15 MHz, troubleshoot the heterodyne circuitry. If the level problem exists only in a specific frequency band, check premodulator operation and switched filter operation controlling that band as shown in Table 6D-1. If the problem is not frequency dependent and if the level is accurate above +7 dBm but inaccurate below +7 dBm, check the Attenuator/RPP Assembly.

Table 6D-1. Band, Filter, and Frequency Programming Data

FREQUENCY (MHz)	X 2	X 2 F L 1	X 2 F L 2	X 2 F L 3	X 2 F L 4	G T 1 8 0	G T 2 5 6	1 H A F	2 H A F	3 H A F	4 H A F	M I D	H A O C T	H E T
0.1 to 14.999999	0	0	0	0	0	0	0	0	1	0	0	1	0	1
15 to 31.999999	0	0	0	0	0	0	0	0	0	0	1	1	0	0
32 to 63.999999	0	0	0	0	0	0	0	0	0	1	0	1	0	0
64 to 127.999999	0	0	0	0	0	0	0	0	1	0	0	1	0	0
128 to 179.999999	0	0	0	0	0	0	0	1	0	0	0	1	0	0
180 to 255.999999	0	0	0	0	0	1	0	1	0	0	0	1	0	0
256 to 349.999999	0	0	0	0	0	1	1	1	0	0	0	1	1	0
350 to 511.999999	0	0	0	0	0	1	1	1	0	0	0	1	0	0
512 to 729.999999	0	0	0	0	0	1	1	1	0	0	0	0	0	0
730 to 1055.999999	0	0	0	0	0	1	1	1	0	0	0	0	1	0
1056 to 1249.999999	1	1	0	0	0	1	1	1	0	0	0	0	0	0
1250 to 1449.999999	1	0	1	0	0	1	1	1	0	0	0	0	0	0
1450 to 1749.999999	1	0	0	1	0	1	1	1	0	0	0	0	0	0
1750 to 2112.000000	1	0	0	0	1	1	1	1	0	0	0	0	0	0

If the level problem is not in a particular frequency band, troubleshoot at a low frequency where an oscilloscope is useful. Select SPCL 01 to place the instrument into a known state, set the frequency to 88 MHz, and the amplitude to +13 dBm. Verify the voltage at TP8 on the Modulation Control PCA is $+1.4 \pm 0.5V$ dc. If this voltage is correct, the problem is localized to the Output PCA circuits following the detector diode CR20 or the Attenuator/RPP assembly. The appropriate signal levels following this point are as follows:

- R42, 1.2V p-p
- Q5 base, 0.5V p-p
- Q5 collector, 1.3V p-p
- CR15 anode, 1.1V p-p
- Q6 gate, 0.8V p-p
- Q6 drain, 4.5V p-p
- P1, 3.5V p-p

These voltages are approximate and are as measured with a 10 M Ω , 8 pF, oscilloscope probe using a ground connection with less than 1 inch of lead length. Make the ground connection at the probe tip.

Unleveled Condition

6D-8.

If the problem exists in a specific frequency band (or bands) and other bands work properly, check band control signals and band switches. See Table 6D-1 for band control signal state definition and Table 6D-2 to determine PIN diode states on the Premodulator PCA for various frequency bands. A specific band (or bands) problem will most likely involve a divider, a switch, a filter, or a control signal. If all of the

Table 6D-2. Frequency Band Logic States, A32 Premodulator PCA

FREQ BAND MHz	PIN DIODES TURNED ON, A32 PREMODULATOR PCA, CR NUMBERS																																																			
	1	2	3	4	5	7	9	10	11	12	13	14	15	16	17	18	19	22	23	24	25	26	27	71	28	29	30	33	34	35	36	37	38	39	40	42	43	44	45	47	48											
0.1 to 15-	x				x										x	x					x			x																							x					
15 to 32-	x								x							x	x					x							x																				x			
32 to 64-	x															x	x																																	x		
64 to 128-	x																						x																										x			
128 to 180-	x																						x																										x			
180 to 256-	x																																																	x		
256 to 350-	x																																																	x		
350 to 512-	x																																																	x		
512 to 730-																																																		x		
730 to 1056-																																																			x	
1056 to 1250-																																																			x	
1250 to 1450-																																																			x	
1450 to 1750-																																																			x	
1750 to 2112-																																																				x

frequency bands are affected, the leveling loop or associated controls and inputs are probably at fault. First, check the signal at the test connector (J20) of the Premodulator PCA. Note that plug-in capacitor A42C3 must be removed from its normal position and installed in the test position to route the signal to J20. As the instrument frequency is incremented from 15 to 2112 MHz, verify a corresponding signal is present at J20. The levels typically range from -3 dBm to +3 dBm, depending on operating frequency. Level at 690 MHz should be -2.5 dBm ± 1 dB. Also check the input signal to the Premodulator PCA (at J5) from the Sum Loop VCO (A9). These levels should be approximately +7 dBm.

If the Premodulator PCA output appears to be correct, the problem is on the A33 Modulation Control PCA, the A31 Output PCA (between the input, W1, and the detector diode, CR20), or possibly on the A13 Controller PCA.

With the instrument programmed for SPCL 01, frequency set to 88 MHz, and level set to 13 dBm, the voltage at TP7 (leveling loop control voltage) should be approximately +1.5V dc. With the RF output programmed off, the voltage at TP7 should be 0V. If these voltages are not correct, look at the Modulation Control PCA circuitry associated with U21, U6, U8, U9, U11, U12, U4, or check inputs from the controller.

With the instrument programmed as in the preceding paragraph, the voltage at TP8 should be +1.4 ± 0.5V dc. In the unlevelled state, the voltage at TP8 should be greater than +11V dc. If the instrument is working properly, signal levels between the modulator and the detector are typically as noted in Table 6D-3.

A high voltage at TP8 cause the ac voltages to be high unless this part of the circuitry is defective. Investigate any dc voltage discrepancies that may indicate the source of the problem.

Table 6D-3. Modulator to Detector, Nominal Voltages

MEASURED AT	VOLTS DC	VOLTS AC @ 88 MHz
C7, both ends	+1.1V	350 mV p-p
Q2 collector	+5.9V	200 mV p-p
Q16 collector	+10.3V	700 mV p-p
Q3 drain	+6.9V	2.4V p-p
NOTE: Measured with a 10 M Ω , 8 pF oscilloscope probe with short ground lead		

If high ac voltages are measured, the unlevelled problem is most likely with the detector diode, CR20, on the Output PCA, or with U7 or U41 and associated circuitry on the Modulation Control PCA.

Output Assembly Test Point Signal Information

6D-9.

Table 6D-4 presents the nominal characteristics of the signals at the various test points on the Modulation Control PCA. The table shows the range of the signal and the expected value for the instrument preset state (SPCL 01).

Table 6D-4. A33 Modulation Control PCA Test Points Associated with RF Level/AM

TEST POINT	SIGNAL TYPE	RANGE	TYPICAL FOR SPCL 01	SIGNAL DESCRIPTION
TP1	dc	0.98 +/-5 mV	0.980V	Ext. AM/FM level indicator reference
TP2	dc+audio	+14V to 0V	1.2V	Detector Linearizer output
TP3*	N/A			
TP5	dc+audio	0.1 to 4.5V	0.2V (on)	Pulse Modulator to Output PCA
TP6	dc+audio	0 to +2.3V DC 0 to +1.7V AC	0V dc 0V ac	AM input scaled by % AM
TP7	dc+audio	0 to +4.0V dc nominal	0.4V dc	Leveling loop control voltage
TP8	dc+audio	-14 to +14V dc nominal	0.8V dc	Modulator control voltage
* This test point is an input for factory test of ALC loop.				

RF LEVEL ADJUSTMENTS

6D-10.

The Output Section adjustments listed below are covered in the following paragraphs:

- Modulation Control PCA, A33
 - R23, level dac offset adjustment
 - R8, AM dac offset adjustment
 - R28, detector offset adjustment
 - R55, low level linearity adjustment
 - R10, AM depth adjustment
 - R20, RF level adjustment
 - R71, external modulation level indicator adjustment
 - R99, sum loop steer gain adjustment

- Premodulator PCA, A32
R51, AM bandwidth adjustment
- Output PCA, A31
R96, het level adjustment
R143, overall gain adjustment
R46, Q5 bias adjustment
R73, Q6 bias adjustment

Premodulator adjustments R82, R101, and R102 are related to FM performance and are discussed under the heading "Alignment of FM PCA (A14)" in Section 6E.

Adjustments can be made in any order unless it is noted that the adjustment interacts with another adjustment. Adjustments that have interdependent steps must be performed in sequence. If more than one adjustment is necessary, perform them in the sequence presented.

Mod Control PCA Level DAC Offset Adjustment, R23

6D-11.

TEST EQUIPMENT:

- DVM

REMARKS:

The level dac offset adjustment is normally required only when U4 or any associated components are replaced.

CAUTION

This adjustment directly affects the output level and should not be made indiscriminately.

PROCEDURE:

With the RF OUTPUT to OFF, adjust the level dac offset, R23 for 0 ± 0.5 mV at TP7.

1. Access R23 by removing both the bottom instrument cover and the bottom module cover.
2. Program the unit under test (UUT) to SPCL 01, and program the RF OUTPUT to OFF.
3. Connect the DVM to measure the voltage between TP7 and ground on the module plate.
4. Adjust R23 for an indication of $0 \text{ mV} \pm 0.5 \text{ mV}$.
5. Program the UUT RF OUTPUT to ON.
6. Reinstall the module plate cover and instrument cover when the adjustments are complete.

Mod Control PCA AM DAC Offset Adjustment, R8**6D-12.**

TEST EQUIPMENT:

- DVM

REMARKS:

The AM dac offset adjustment is normally required only when U8 or any associated components are replaced.

CAUTION

This adjustment directly affects the output level and should not be made indiscriminately.

PROCEDURE:

With AM off, adjust the AM dac offset, R8 for 0 ± 0.5 mV at TP6.

1. Access R8 by removing both the bottom instrument cover and the module plate cover.
2. Program the UUT to SPCL 01.
3. Connect the DVM to measure the voltage between TP6 and ground on the module plate.
4. Adjust R8 for an indication of $0 \text{ mV} \pm 0.5 \text{ mV}$.
5. Reinstall the module plate cover and the instrument cover when the adjustments are complete.

**Mod Control PCA Detector Offset Adjustment, R28,
and Low Level Linearity Adjustment, R55****6D-13.**

TEST EQUIPMENT:

- Power meter
- Power sensor (high level)

REMARKS:

Operate the UUT at room temperature for at least one hour with the module plate cover in place before continuing with this adjustment procedure. Perform this adjustment when components in the detector or detector linearizer circuits have been replaced.

The detector offset adjustment sets the detector offset voltage, while the low level linearity adjustment affects the CR5/CR6 pre-distorter. These adjustments interact and both must be adjusted according to the following procedure. RF Level adjustment R20 is also adjusted during this procedure. The adjustments affect the AM depth adjustment, R10. Repeat the procedures under paragraphs 6D-14 and 6D-15, in that order, after this adjustment.

CAUTION

The detector offset and low level linearity adjustments directly affect the output level and should not be made indiscriminately.

PROCEDURE:

While operating in fixed range, first adjust the detector offset adjustment, R28 to provide a 20-dB change in output power for a 20-dB change in the level dac. Then adjust the low level linearity adjustment, R55, to provide a 30-dB change in output power for a 30-dB change in the level dac.

1. Access R28, R55, and R20 by removing the instrument bottom cover.
2. Program the UUT to RCL 98 and +11.4 dBm.
3. Program the UUT to SPCL 51 and SPCL 31. These Special Functions enable amplitude fixed range and relative amplitude.
4. Remove access screws from the bottom module plate cover for the detector offset, low level linearity, and RF level adjustments.
5. Zero the power meter.
6. Connect the power sensor to the UUT RF OUTPUT connector.
7. Adjust RF level adjustment R20 for a power meter reading of 11.4 dBm \pm 0.1 dB.
8. Program the 436A for dB [ref].
9. Use the EDIT knob to program the UUT to -20 dB. Be certain to use the EDIT knob to change the amplitude for this step or special function 51 will be automatically cleared.
10. Adjust the detector offset adjustment, R28, for a power meter reading of -20 dB [ref] \pm 0.1 dB.
11. Use the EDIT knob to program the UUT to -30 dB.
12. Adjust the low level linearity adjustment, R55, for a power meter reading of -30 dB [ref] \pm 0.2dB.
13. Use the EDIT knob to program the UUT to 0 dB.
14. Program the 436A for dBm.
15. Repeat steps 7 through 14 until R28 and R55 need no adjustment to meet the -20 dB and -30 dB setpoints.
16. Use the EDIT knob to program the UUT to 0 dB. Program the 436A for dB [ref].

17. Verify that the power meter reading tracks the indicated UUT relative amplitude, to within ± 0.2 dB, as the UUT is edited down to -20 dB, in 1 dB steps, with the EDIT knob.
18. Verify that the power meter reading tracks the indicated UUT relative amplitude, to within ± 0.4 dB, as the UUT is edited from -20 to -30 dB, in 1 dB steps, with the EDIT knob. Program the UUT for SPCL 00.
19. Disconnect the power sensor from the UUT, and replace access screws for the detector offset, low level linearity, and RF level adjustments.

Mod Control PCA AM Depth Adjustment, R10

6D-14.

TEST EQUIPMENT:

- DVM
- Modulation analyzer
- Low-frequency synthesized signal generator (LFSSG)

REMARKS:

The UUT must be operated at room temperature for at least one hour with the module plate covers in place before continuing with this adjustment procedure.

CAUTION

The AM depth adjustment directly affects the output level and should not be made indiscriminately.

The AM depth adjustment is normally required only when components in the AM signal processing circuits have been replaced. After this adjustment is made, perform the RF Level Adjustment, R20 (paragraph 6D-15).

PROCEDURE:

Adjust the AM depth adjustment, R10, for 90% AM depth as measured with the modulation analyzer when the UUT is programmed to 90% AM.

1. Remove the AM depth adjustment access screw from the bottom module plate cover.
2. Connect the output of the LFSSG to the UUT MOD IN connector and to the DVM using a BNC Tee.
3. Program the UUT to SPCL 01, 350 MHz, +4 dBm, and EXT AM at 90% depth.
4. Program the LFSSG for 1 kHz and a voltage of 0.7071V rms as measured by the DVM.
5. Connect the UUT RF OUTPUT connector to the modulation analyzer input.
6. Program the modulation analyzer to measure AM + Peak, in a 0.05 to 15 kHz bandwidth.

7. Alternately measure +PEAK and -PEAK, and adjust the AM depth adjustment, R10, until the readings are symmetrical about 90%.
8. Reinstall the AM depth adjustment access screw.

Mod Control PCA RF Level Adjustment, R20

6D-15.

TEST EQUIPMENT:

- Power meter
- Power sensor (high level)

REMARKS:

The UUT must be operated at room temperature for at least one hour with the module plate covers in place before continuing with this adjustment procedure.

This adjustment is required if any of the following events occur:

- The Output PCA, the Modulation Control PCA, or the Attenuator/RPP Assembly has been replaced.
- The AM depth adjustment is made.
- The overall gain adjustment is made.
- The level dac or any associated components are replaced.
- The RF level adjustment has been inadvertently changed.

CAUTION

The RF level adjustment directly affects the output level and should not be made indiscriminately.

PROCEDURE:

With the UUT programmed to +10 dBm, adjust the RF level adjustment, R20, for +10 dBm output as measured with the power meter.

1. Program the UUT to SPCL 01, 350 MHz, and +10 dBm.
2. Zero the power meter.
3. Remove the RF level adjustment access screw from the bottom module plate cover.
4. Connect the power sensor to the UUT RF OUTPUT connector.
5. Adjust RF level adjustment, R20, for a reading of exactly +10 dBm on the power meter.
6. Reinstall the RF level adjustment access screw.

Mod Control PCA External Modulation Level Indicator Adjustment, R71 6D-16.

TEST EQUIPMENT:

- DVM

REMARKS:

This adjustment is normally made if CR12 or R70-R74 are replaced.

PROCEDURE:

Adjust the potentiometer to provide 0.98V dc at TP1. This adjusts both AM and FM indicators, as the remaining levels are set by fixed resistors.

1. Remove the bottom instrument cover and remove the access screws for TP1 and R71.
2. Connect the DVM to TP1 and ground.
3. Set the UUT to SPCL 01 and observe the DVM.
4. Adjust R71 for 0.980V.
5. Reinstall the access screws and bottom cover.

Mod Control PCA Sum Steer Gain Adjustment, R99**6D-17.**

TEST EQUIPMENT:

- DVM

REMARKS:

The Sum Steer Gain Adjustment is normally required only when U32, U36, or any associated components are replaced.

PROCEDURE:

The sum steer voltage is adjusted to 10.24V with the Sum Loop VCO steering dac set to full scale.

1. Program the UUT to SPCL 01.
2. Program the UUT to SPCL 942. This special function programs all dacs to full scale.
3. Connect the DVM to measure the voltage between J2 pin 14 and module ground.
4. Adjust R99 for 10.24V \pm 0.01V.
5. Program the UUT for SPCL 00. This clears all special functions.

Premodulator PCA Bandwidth Adjustment, R51**6D-18.****TEST EQUIPMENT:**

- Power meter

REMARKS:

This adjustment optimizes the AM bandwidth in the 256- to 1056- MHz band. Normally this adjustment is performed when changes are made to the A32 Premodulator PCA.

PROCEDURE:

Adjust R51 so that the premodulator output is -2.5 dBm at 690 MHz. Assuming that the shape of the control voltage versus frequency curve is typical, this minimizes the overall variation and thereby minimizes loop gain variation and consequently minimizes bandwidth variation.

1. Remove both the bottom instrument cover and the bottom module plate cover.
2. Program the UUT to SPCL 01, 690 MHz, and +7 dBm. Remove plug-in jumper capacitor A42C3 from its normal position between J16, Premodulator PCA, and J7, Output PCA. Install A42C3 in the test position between J16 and E1, Premodulator PCA. Measure the output power at J20, Premodulator PCA with the power meter.
3. Adjust R51 for -2.5 dBm \pm 0.1 dBm.
4. Remove the power meter and replace A42C3 in its normal position.
5. Reinstall the bottom module cover and the bottom cover.

Output PCA Het Level Adjustment, R96**6D-19.****TEST EQUIPMENT:**

- Power meter
- Power sensor (high level)

REMARKS:

The UUT must be operated at room temperature for at least one hour with the module plate covers in place before continuing with this adjustment procedure.

This adjustment is normally required only when components in the het band circuits have been replaced.

CAUTION

This adjustment directly affects the output level and should not be made indiscriminately.

PROCEDURE:

With the UUT programmed to +9 dBm, adjust the het level adjustment, R96, for equal output power at 14.9 and 15 MHz.

1. Program the UUT to SPCL 01, 15 MHz, and +9 dBm.
2. Zero the power meter.
3. Remove the het level adjustment access screw from the bottom module plate cover.
4. Connect the Power Sensor to the UUT RF OUTPUT connector. Note the power meter reading.
5. Program the UUT to 14.9 MHz.
6. Adjust the het level adjustment, R96, for a reading equal to that previously noted.
7. Reinstall the het level adjustment access screw.

Output PCA Overall Gain Adjustment, R143**6D-20.****TEST EQUIPMENT:**

- Power meter
- Power sensor (high level)
- DVM

REMARKS:

The UUT must be operated at room temperature for at least one hour before continuing with this adjustment procedure.

This adjustment is normally required only when Q5, U3, U7, Q6, or associated components are replaced. Perform the RF Level Adjustment, 6D-15, after this adjustment. Follow this adjustment with the output compensation procedure. See Section 7.

CAUTION

This adjustment directly affects the output level and should not be made indiscriminately.

PROCEDURE:

Adjust attenuator CR19/CR20 to compensate for post-detector gain variations in the RF path. UUT output level is adjusted to 10.4 dBm at a loop control voltage of 1.34V, at 300 MHz.

1. Access R143, R20, and TP7 by removing both the bottom instrument cover and the bottom module cover.
2. Program the UUT to RCL 98 and 10.4 dBm.

3. Connect the DVM to measure the voltage between TP7 (output PCA) and ground on the module plate.
4. Adjust R20 (output PCA) for a reading of $1.34V \pm 0.01V$.
5. Zero the power meter, then connect the power sensor to the UUT RF OUTPUT connector.
6. Adjust the overall gain adjustment, R143, for a power meter reading of $10.4 \text{ dBm} \pm 0.1 \text{ dBm}$.
7. Disconnect the power sensor from the UUT.

Output PCA Q5 Bias Adjustment, R46, and Q6 Bias Adjustment, R73 6D-21.

TEST EQUIPMENT:

- Spectrum analyzer

REMARKS:

Adjustments R46 and R73 are both covered in this procedure, since they interact. Perform this adjustment only when Q5, Q6 or associated circuitry is replaced. Adjustment is required only when the UUT does not meet the RF harmonic distortion specification. Follow this adjustment with the overall gain adjustment, R143, then the output compensation procedure in Section 7.

PROCEDURE:

RF harmonic distortion is minimized by adjusting R46 and R73 on the Output PCA.

1. Perform the RF harmonic distortion performance test under paragraph 3-12, steps 1 through 7.
2. If the UUT passes this test, R46 and R73 do not require adjustment. If the UUT fails, continue with this procedure.
3. Remove the bottom instrument cover. Remove R46 and R73 access screws from the bottom module plate cover.
4. Connect the UUT RF output to the RF spectrum analyzer input.
5. Program the UUT to +13 dBm and 10 MHz.
6. Set the RF spectrum analyzer to display the UUT output signal and its harmonics (at least three harmonics where possible). Be careful not to overload the analyzer input, since overloading can cause the analyzer itself to generate harmonics, thus invalidating the test.
7. Edit the UUT frequency from 10 MHz to 1450 MHz, in 10 MHz steps. Observe harmonic levels relative to fundamental signal levels. Note the UUT frequency with the highest harmonic levels. Program the UUT to the noted frequency.

8. Adjust R46 to minimize the level of displayed harmonics, relative to the fundamental level. Repeat step 7. If observed harmonics are always more than 30 dB below the fundamental, do not adjust R73, and go to step 10.
9. If harmonics are less than 30 dB below the carrier, adjust R73 to minimize the level of displayed harmonics, relative to the fundamental level. Repeat step 7. Verify that harmonics are more than 30 dB below the fundamental signal.
10. Reinstall the R46 and R73 access screws.

FM Gain Adjustment, R82, on Mod Control PCA **6D-22.**

See "Alignment of FM PCA" in Section 6E.

FM steer Gain, R101 on Mod Control PCA **6D-23.**

See "Alignment of FM PCA" in Section 6E.

FM INV Balance, R102 on Mod Control PCA **6D-24.**

See "Alignment of FM PCA" in Section 6E.

ATTENUATOR/REVERSE POWER PROTECTION (RPP) **6D-25.**

The A35 Attenuator/RPP Assembly consists of the A34 Attenuator/RPP PCA, the A7 Relay Driver PCA, and a metal housing. The Attenuator/RPP PCA mounts inside the housing and the Relay Driver attaches on top of the housing. This assembly mounts to the Output Module, opposite the Output PCA. The output signal of the Output PCA (at PI) is input to the Attenuator/RPP PCA (at J1).

The Attenuator section of the Attenuator/RPP PCA provides an attenuation range of 0 to 138 dB in 6-dB steps through the use of seven, independently cascaded, 50 Ω attenuation sections (K1 through K7). The seven sections consists of one 6-dB, one 12-dB, and five 24-dB sections. Each section includes a DPDT relay and a pi attenuator pad. When dc power is applied to the relay, one relay position provides a low-loss through path for the RF signal. When no dc power is applied to the relay, the other position inserts the attenuator into the RF signal path. The Controller PCA controls the attenuation sections through the Relay Driver PCA. The compensation memory on the Controller PCA stores the attenuation correction data for each attenuator. The leveling loop control voltage applies the necessary correction.

The reverse power protection section of the Attenuator/RPP PCA protects the attenuator and the output amplifier from excess applied dc voltage or RF power. C8 provides a dc voltage block. With no dc power applied to the relay, K8 is in the protect position. This position protects against long duration excess RF power.

Detector diode CR1 senses excess RF power and trips the latching comparator circuit (U1-A) on the Relay Driver PCA. This change of state of U1-A passes through U1-D, Q8, and Q9 to remove the dc power from K8. This puts K8 into the protect state. Diodes CR2 and CR1 on the Attenuator/RPP PCA form an RF limiter circuit. This provides protection against short duration excess power events or until K8 can change state, which may take up to 4 ms.

When latching comparator U1-A, on the Relay Driver PCA, changes to the tripped state, the positive voltage on U1-A pin 1 is applied to the inverting input of U1-C causing the output of U1-C to go low (approximately 0V dc). This signal (RPTRPL) informs the Controller that the RPP has been tripped, which causes the instrument to go into the RF OFF state and flashes the STATUS light. Diodes CR8 and CR9 provide bias voltage for the limiter diodes to set the limiting threshold. The excess power detection threshold (for CR1 on the Attenuator/ RPP PCA) is set by the resistor network at the input of U1-A.

ATTENUATOR/RPP TROUBLESHOOTING

6D-26.

Attenuator problems are most often caused by relay contact problems.

Connect the power meter to the UUT RF OUTPUT connector and check the nominal levels at 100 kHz and 2112 MHz per Table 6D-5 to isolate a faulty attenuator section.

Table 6D-5. Attenuator Levels

ATTENUATOR	PROG LEVEL	SPECIAL FUNCTION	OBSERVED LEVEL (NOMINAL)
6 dB	+6 dBm	--	+6 dBm
12 dB	0 dBm	--	0 dBm
24 dB 1	-12 dBm	--	-12 dBm
24 dB 2	-12 dBm	923	-12 dBm
24 dB 3	-12 dBm	924	-12 dBm
24 dB 4	-12 dBm	925	-12 dBm
24 dB 5	-12 dBm	926	-12 dBm

Use Table 6D-6 to verify proper control of the attenuator sections versus the programmed UUT level. Errors could indicate a failure of the Controller PCA or the Relay Driver PCA, especially Q1 through Q7 and associated circuitry.

To isolate a through-path problem on the Attenuator/RPP PCA, first verify the Output PCA signal, see paragraph 6D-8. If there is an apparent through path problem but one of the observed levels from Table 6D-5 is correct, that associated relay may be at fault.

Another way to isolate a bad relay is to remove the Attenuator/RPP assembly from the module leaving the control/power ribbon cable attached. Connect a grounding lead between the Attenuator/RPP housing and the Output Module. Program the UUT to +10 dBm and check continuity with an ohmmeter from J1 through to C7. Be sure that the RPP is not tripped. Tracing through the Attenuator/RPP may locate a defective relay contact.

Check RPP trip operation using the test points provided on the Relay Driver PCA. Connect a power meter to the UUT RF OUTPUT connector and program the UUT to SPCL 01 and then set level to +10 dBm. A momentary short across the terminals of TP1 should trip the RPP causing the observed output power to drop by more than 30 dB. Failure indicates a problem with U1-A, U1-D, Q8, Q9, K8, or associated circuitry.

Table 6D-6. Attenuator Level Control

AMPLITUDE RANGE IN dBm (CW)	ATTENUATOR SECTIONS INSERTED (INDICATED BY X)						
	A6DB	A12DB	A241	A242	A243	A244	A245
+7.0 to +17.0							
+1.0 to +6.9	X						
-5.0 to +0.9		X					
-11.0 to -5.1	X	X					
-17.0 to -11.1			X				
-23.1 to -17.1	X		X				
-29.1 to -23.2		X	X				
-35.1 to -29.2	X	X	X				
-41.1 to -35.2			X	X			
-47.1 to -41.2	X		X	X			
-53.2 to -47.2		X	X	X			
-59.2 to -53.3	X	X	X	X			
-65.2 to -59.3			X	X	X		
-71.2 to -65.3	X		X	X	X		
-77.2 to -71.3		X	X	X	X		
-83.3 to -77.3	X	X	X	X	X		
-89.3 to -83.4			X	X	X		
-95.3 to -89.4	X		X	X	X	X	
-101.3 to -95.4		X	X	X	X	X	
-107.4 to -101.4	X	X	X	X	X	X	
-113.4 to -107.5			X	X	X	X	X
-119.4 to -113.5	X		X	X	X	X	X
-125.4 to -119.5		X	X	X	X	X	X
-147.0 to -125.5	X	X	X	X	X	X	X

The RPP can be reset by pressing the RF ON button. The RPP itself can be reset by a momentary short across TP2 but this will not reset the rest of the UUT to RF ON. Failure to reset the RPP indicates a problem with U1-B, U1-A, or associated circuitry.

Program the UUT to amplitude fixed range (SPCL 51) and edit the level to -10 dBm using the knob. Place a clip lead short across TP3. This will allow the RPP to trip at low RF levels. Use the EDIT knob and adjust the level upwards in 1-dB steps. The RPP should trip prior to reaching +13 dBm. Failure indicates a problem with CR1 on the Attenuator/RPP PCA or with U1-A, U1-D, Q8, Q9, K8, or associated circuitry on the Relay Driver PCA.



Section 6E

Frequency and Phase Modulation

FM/ ϕ M FAULT TREE

6E-1.

Refer to the FM/ ϕ M Fault Tree, Figure 6E-1, when troubleshooting FM/ ϕ M problems.

FM/ ϕ M BLOCK DIAGRAM

6E-2.

Figure 6E-2, the FM/ ϕ M Block Diagram, illustrates connections and signal paths between the A6 Mod Oscillator PCA, the A33 Modulation Control PCA, and the A14 FM PCA that are discussed in this section. In addition, the diagram details the major functional sections and signal paths of the FM section.

FM/ ϕ M CIRCUIT DESCRIPTION

6E-3.

The A14 FM PCA controls correct ranging and frequency modes for the Signal Generator's FM and ϕ M function. (See the A14 FM PCA schematic diagram in Section 10.) The FM phase-locked loop consists of the following:

- An 80-MHz voltage-controlled oscillator that operates in one of two selectable bandwidths. The oscillator has a modulation port, a control port, and a presteering section.
- Programmable dividers for reference and variable frequencies.
- Selectable normal and wide range phase detectors.
- Loop amplifier and filter circuitry.
- Logic circuitry.
- Modulation section with both high modulation rate and low modulation rate paths.

The A33 Modulation Control PCA circuitry processes input signals that are used for modulation. The tasks of this PCA include: internal or external signal selection, input amplitude sensing, signal polarity, level venier, and dc FM oscillator steering.

The A6 Mod Oscillator PCA provides the internal FM signal to the Modulation Control PCA.

Refer to Section 2, Theory of Operation for additional discussion about the frequency and phase modulation circuits.




Figure 6E-1. FM/φM Fault Tree

Oscillator Section

6E-4.

The voltage-controlled oscillator (vco) section includes two variable components: L1 and C9, along with varactors (voltage variable capacitors) CR1-CR8, and associated capacitors. Capacitors C2 and C4 couple the resonant circuit to the input of active circuit Q1 and Q2. Capacitors C10, C11, and C13 couple the circuit to the output of the active circuit. Q3 and Q4 provide clean power supply voltages of +14V dc and -14V dc, respectively.

The oscillator operates in one of two modes: the normal high “Q” mode, and the high deviation mode. The normal mode is the default setting. The oscillator can be reconfigured to a high deviation mode, which provides greater bandwidth to attain the wide deviations needed in the two upper bandwidths.

Components C9, CR15, and L4 switch between the high deviation mode and normal mode. Depending on the level of control line HIDEVL, Q5 and Q8 drive PIN diode CR15 between either conduction or high impedance. Conduction (low impedance) adds C9 into the resonant circuit for a normal mode high “Q” oscillator circuit. High




Figure 6E-2. FM/φM Block Diagram

FREQUENCY AND PHASE MODULATION

impedance removes C9 from the oscillator during the high deviation mode. Depending on whether C9 is in conduction or high impedance, the varactor voltage adjusts to compensate for the change in capacitance of C9. The varactor voltage both controls and modulates the circuitry.

A control voltage applied to the center connection of the varactors (TP11) keeps the oscillator center frequency at 80 MHz. The cathode voltage is about +15V dc for normal high "Q" mode and about +7V dc for the high deviation mode. The anode of the varactors is nominally 0V dc with the applied modulation. Other components in the vco section isolate and filter the control and modulation lines.

Amplifier U2 buffers the 80-MHz oscillator output to the A12 Sum Loop PCA. Potentiometer R45 and its associated resistors adjust and establish the proper input level. U1 buffers the 80-MHz signal, and U3 and its resistors establish ECL levels to the divide-by-four IC, U4. The 20 MHz signal from U4 is translated from ECL level to TTL level by Q12 and Q13.

During the dc FM mode, a steering circuit made up of quad op amp U5, and Q6 and Q7, keeps the oscillator frequency centered. Diode CR14 provides a stable voltage reference used to control varactor voltages as required. Op amp U5A, Q6, the FM-STEER and V-TC-COMP inputs, potentiometers R35 and R39, and associated resistors provide the nominal voltage at Q7 for the programmed voltage V-PROG at TP2. This voltage is divided by the resistor string of R40, R41, R74, and R133, along with the loop control voltage PH-DET at TP12 and provides the voltage VCO-CONTROL for correct oscillator frequency. The control line HIDEVL is programmed by the instrument control to select HI DEVIATION.

The remaining sections of U5 with RT1, a temperature-sensitive resistor, provide the temperature compensation signal V-TCCOMP (TP9).

Divider Section

6E-5.

The divider section consists of two programmable divider sections: the reference frequency divider and the variable frequency divider. The reference frequency divider consists of U7, U8, U9, U10, and U13. The variable frequency divider consists of U12, U14, U15, U16, U17, and U49.

Each divider section respectively divides the reference frequency and the variable frequency by the same division. The divider sections receive 20 MHz and divide it to one of the following frequencies: 5 MHz, 200 kHz or 50 kHz, which is a division by 4, 100, or 400 from the 20 MHz, or is 16, 400, or 1600 from the 80 MHz FM oscillator. Both dividers are programmed by the control logic to divide by the same division ratio. The modulation mode (normal ac FM, dc FM, ϕ M, etc.) and the deviation range (refer to Figure 6E-1) determine the correct division. The lower the range, the less division is required. Less division results in greater bandwidth and less circuit noise.

Each divider consists of three parts: two divide-by-four sections, and a divide-by-25 section. Multiplexers U13 and U49 control each divider section for the correct division. A division by 4 (5 MHz) uses just the first divide-by-four. A division by 100 (200 kHz) uses the first divide-by-four and the divide-by-25. A division by 400 (50 kHz) uses all three divider sections.

Each of the divider sections has different outputs. The reference divider section has two outputs, "RSIG" and "Rck". The variable frequency divider has three output signals: "VSIG", "Vck1", and "Vck2". Within the signals of each divider the signal relationship is fixed, as for example between RSIG and Rck. But the relationship between the RSIG signals and the VSIG signals can vary in timing as shown by the first and second set of pulses. The output signals are used to control the phase detectors. The relationship of these signals is shown in Figure 6E-3. The reference divider also has a circuit, REF ON/OFF SWITCH, part of U6 and Q9, which controls the 20-MHz input that comes from the A31 Output PCA. The circuit enables the 20 MHz from the Output PCA, except when dc FM is active. These signals drive the phase detectors and are discussed in the following paragraphs.




Figure 6E-3. Divider/Phase Detector Timing Diagram

Phase Detectors, Loop Circuits, and Logic Section.

6E-6.

Two phase detectors provide for selection of the appropriate frequency: the standard phase detector and the N-PI phase detector. Only one of two phase detectors is active at any time. The first phase detector uses U21 as a normal, standard dual D flip-flop. The other is a wide range, N-PI phase detector that uses up-down counter U11. U21 uses diode-switched resistor current sources; U11 uses switched dac U23. Also associated with the phase detectors and dividers is an unlock detector, U20. This detector responds if an overmodulation or unlocked condition exists at the phase detector divider combination.

The two phase detectors operate at the phase detector reference frequency to produce the output signals. The output signals are related to the phase relationship of the fm-oscillator divider combination and to the phase of the reference frequency divider combination.

One of the phase detectors is programmed active. Analog switch U24 selects the output of the active phase detector and amplifies the signal in the integrating loop amplifier U25. The result is filtered in the low-pass filter (L5-7) and its associated capacitors to reduce the modulation of the 80-MHz FM oscillator by the phase detector reference frequency. The filtered output drives the VCO-CONTROL port of the 80-MHz FM oscillator to achieve phase lock and maintain correct center frequency.

FREQUENCY AND PHASE MODULATION

One of two outputs in the standard phase detector U21 is a pulse whose duty cycle is related to the phase relationship of the inputs. The other output becomes active for wide phase deviation. These output signals drive the voltage level-shift circuits, Q10, Q11, and connected resistors, which drive diode (CR20-24) switched resistor current sources. These current pulses are passed through analog switch U24A to the virtual ground input of loop amplifier U25. The average current, proportional to the phase error between the FM oscillator and the reference, is combined with a fixed current in the input. The difference in current is then amplified in the integrating loop amplifier U25 and phase locked, as discussed in the previous paragraph.

For the wide deviation range N-PI phase detector, the reference and variable frequency dividers alternately clock up/down counter U11 between two states with Rck and Vck signals. Refer to Figure 6E-3. The up/down counter output four bits connect to the four most significant bits of dac U23, alternating the dac between two states of its total range of 16 states. This output is converted to a voltage output in an op amp, U50, and into a current output with resistors R134 and R94 to drive through analog switch U24 into loop amplifier U25. The alternating action of up/down continues smoothly as long as the up/down inputs do not coincide.

To prevent coincidence problems from occurring, an approaching coincidence condition is detected with one part of the OVERLAP PULSE AND COINCIDENCE detector, U19, using the divider outputs "RSIG" and "VSIG". The "RSIG" input connects to the "D" input of a first D flip-flop, and "V" connects to the clock input of the same flip-flop. This sets up the flip-flop and Vck1/Vck2 switch, U18, so that the second flip-flop, U19 will make an overlap pulse, clocked by signal "Vck1" and reset by signal "Vck2" to drive the dac least significant bits. Switch U18 causes the up/down counter to use the second "V" clock ("Vck2" instead of "Vck1") for clocking, causing a missing portion. The overlap pulse, which occurs at the time between the "Vck1" and "Vck2" clock signals, just fills in for the missing portion. The smoothing adjustment R88 makes up for inaccuracies of timing and lower order dac bit substitution.

The up/down counter is prevented from wrapping around from either high to low or low to high by end-count detectors, inverters, and four-input NAND gates that control the appropriate clock inputs. This control information is also used to determine overmodulation or an unlocked loop condition. This information passes to the uncal detector.

The uncal detector U20 receives these inputs and the inputs from the other phase detector. When the phase detectors are close enough to the edge of normal operation, this will trigger the uncal one-shot, U20, which will stretch out the time of abnormal indication. The output, FM UNLCK, is sent to the instrument controller.

Following the phase detectors is the loop amplifier U25, which in combination with the analog switch, selects the appropriate phase detector and gain resistors, R66 and R87, to control the phase-locked bandwidth. The circuit is followed by the loop filter, which has rejection notches at 50 kHz, 90 kHz, and 200 kHz. This filter rejection reduces the pulses from the phase detectors to maintain minimum spurious modulation of the FM oscillator.

Also associated with the loop amplifier and loop filter are comparator U27 and relay K4, which are used in dc FM mode in the FM PCA. The instrument enables dc-coupled FM under internal software control as follows:

1. Set up normal ac fm, except disconnect the input modulation signals.
2. Monitor the comparator output, DCFMLO.
3. Adjust the FM STEER dac on the A33 Modulation Control PCA, using an appropriate algorithm until the comparator senses nearly zero voltage at TP12. Repeat as necessary.
4. When satisfied with the null at TP12, assert the DCFMH control closing relay K4. This effectively puts TP12 at 0V dc ground, disables the dividers and phase lock, and disconnects the phase modulation path. The input modulation signals are reconnected through a dc path.

ICs U29, U30, and U33 generate the control signals for the rest of the circuits for the different ranges of modulation and the different modes of operation in FM, ϕ M, and DC FM. The inputs are the control lines from the instrument controller, and the outputs control the divider, phase detector, oscillator, and modulation circuits. See the Modulation Control Table (Table 6E-1) for the relationship.

Modulation Section

6E-7.

The modulation section consists of a high rate modulation path and a low rate modulation path. The modulation signal comes from the A33 Modulation Control PCA at J6. The signal frequency at this point can range from dc to 200 kHz. Full-scale amplitude for each range is 4V ac pk for full deviation at the modulation frequency. The type of modulation is determined following this point. The logic control signals for range switching and type of modulation are generated in two PAL ICs, U29 and U33, and selector U30. Refer to the previous discussion under the paragraph heading "Phase Detector, Loop Circuits, and Logic Section" for more information about logic control signals, and see Tables 6E-1 and 6E-2.

The high rate path consists of U37, U39 through U43, U45 through U47, K2, and Z6. Level translators U37, U45, and U46 operate from TTL (CMOS) level to the drive level for the analog FET (or DMOS) switches that require levels for "off" of nominal -12V dc and for "on" of +12V dc. The mode switch for ac FM, dc FM (as well as low-rate FM), phmod (normal), and high-rate phmod is U39. This switch functions as a one-of-four selector on the input of an amplifier, U40. Adjustments R104 and C75 are used to balance the different modes of operation. Feedback resistors R107 and R108 around amplifier U40 determine the gain of this path. The amplifier output drives the range resistor network Z6 and range switches.

The range switches consist of relay switch K2, analog switches U47, and part of U43. These are controlled by level translators U45 and U46. The modulation signal is also amplified by U41, which drives analog multiplier U42 to generate a second harmonic. The second harmonic is added to the fundamental modulation signal for predistorting the signal to the modulation port of the 80-MHz VCO. This predistortion cancels the distortion of the VCO. The analog switches in U43, along with the associated resistors, control and adjust the correct amount of predistortion for each range. The output of the range network and switches and the output of the predistortion network are added in the summing resistors R126 and R127. The relay K1 shorts out the large resistor R127 for the low deviation ranges (high "Q" mode). The 49.9 Ω resistor R126 improves low-noise performance. The ranges are labeled for FM modulation; however, there are

FREQUENCY AND PHASE MODULATION

Table 6E-1. Modulation Control Table (@ 800 MHz RF Frequency*)

FM MODES	INPUT							OUTPUT																
	FRE- QUENCY DEVIATION (kHz) MIN - MAX OR RADIAN+ S	CONTROL					U 3 0 R N G	U29					FREQ REF PHASE DET. (kHz)	U33							LOOP R BW (Hz)			
		F	L	D	P	H		p	H	I	E	N		A	D	P	P	p	p	p		p		
		M	O	C	M	R		d	I	D	E	N		C	C	P	P	F	F	P		P		
R	W	C	M	R	s	I	D	E	N	C	C	M	M	M	M	M	M							
N	F	F	O	P	e	I	V	n	N	C	C	M	M	M	M	M	M							
G	M	M	D	M	i	I	V	n	N	P	P	0	1	2	1	2	1							
NORMAL ACFM	N/A	7 UNDEFINED FOR ALL MODES																						
	1.01-4.0M	6	0	0	0	0	6	6	1	1	3	1	50	0	1	1	1	0	1	1	1	1	1	90
	251k-1.0M	5	0	0	0	0	5	5	1	1	3	1	50	0	1	1	1	0	1	1	1	1	1	90
	62.5-250k	4	0	0	0	0	4	4	1	0	3	1	50	0	1	1	1	0	1	1	1	2	130	
	15.7-62.5	3	0	0	0	0	3	4	0	0	2	1	200	0	1	1	1	0	1	1	1	2	520	
	3.91-15.6	2	0	0	0	0	2	5	0	0	2	1	200	0	1	1	1	1	0	1	1	2	520	
	0.00-3.90	1	0	0	0	0	1	4	0	0	2	1	200	0	1	1	1	1	0	1	1	2	520	
	CW	0	0	0	0	0	0	0	0	0	1	1	5 MHz	0	1	1	1	1	1	1	1	1	1	2.2k
DCFM	1.01-4M	6	0	1	0	0	6	0	0	1	0	0	50	1	0	1	1	1	1	1	1	x	x	
	251-1.0M	5	0	1	0	0	5	0	0	1	0	0	50	1	0	1	1	1	1	1	1	x	x	
	62.5-250	4	0	1	0	0	4	0	0	0	0	0	50	1	0	1	1	1	1	1	1	x	x	
	15.7-62.5	3	0	1	0	0	3	0	0	0	0	0	200	1	0	1	1	1	1	1	1	x	x	
	3.91-15.6	2	0	1	0	0	2	0	0	0	0	0	200	1	0	1	1	1	1	1	1	x	x	
	0.00-3.90	1	0	1	0	0	1	0	0	0	0	0	200	1	0	1	1	1	1	1	1	x	x	
	CW	SEE CW UNDER NORMAL ACFM ABOVE																						
	LOW-RATE FM	1.01-4M	6	1	0	0	0	6	6	1	1	3	1	50	1	0	1	1	0	1	1	1	1	1
251-1.0M		5	1	0	0	0	5	5	1	1	3	1	50	1	0	1	1	0	1	1	1	1	1	90
62.5-250		4	1	0	0	0	4	4	1	0	3	1	50	1	0	1	1	0	1	1	1	2	130	
15.7-62.5		3	1	0	0	0	3	3	1	0	3	1	50	1	0	1	1	0	1	1	1	2	130	
3.91-15.6		2	1	0	0	0	2	4	1	0	3	1	50	1	0	1	1	1	0	1	1	2	130	
0.00-3.90		1	1	0	0	0	1	3	1	0	3	1	50	1	0	1	1	1	0	1	1	2	130	
CW		SEE CW UNDER NORMAL ACFM ABOVE																						
PHASE MODULATION		101-400	6	0	0	1	0	6	6	0	1	2	0	200	1	1	0	1	1	1	0	1	1	360
	25.1-100	5	0	0	1	0	5	5	0	1	2	0	200	1	1	0	1	1	1	0	1	1	360	
	6.26-6.25	4	0	0	1	0	4	4	0	0	2	0	200	1	1	0	1	1	1	0	1	2	520	
	1.57-6.25	3	0	0	1	0	3	3	0	0	2	0	200	1	1	0	1	1	1	0	1	2	520	
	.391-1.56	2	0	0	1	0	2	4	0	0	2	0	200	1	1	0	1	1	1	0	2	520		
	0.00-.390	1	0	0	1	0	1	3	0	0	2	0	200	1	1	0	1	1	1	0	2	520		
	CW	0	0	0	1	0	0	0	0	0	1	1	5 MHz	1	1	0	1	1	1	1	1	1	2.2k	
	HIGH-RATE PHASE MODULATION	10.1-40	6	0	0	1	1	6	6	0	1	2	0	200	1	1	1	0	1	1	0	1	1	360
2.51-10.0		4	0	0	1	1	5	5	0	1	2	0	200	1	1	1	0	1	1	0	1	1	360	
.626-2.50		4	0	0	1	1	4	4	0	0	2	0	200	1	1	1	0	1	1	0	1	2	520	
.157-.625		3	0	0	1	1	3	3	0	0	2	0	200	1	1	1	0	1	1	0	1	2	520	
.040-.156		2	0	0	1	1	2	4	0	0	2	0	200	1	1	1	0	1	1	0	2	520		
0.00-.039		1	0	0	1	1	1	3	0	0	2	0	200	1	1	1	0	1	1	0	2	520		
CW		0	0	0	1	1	0	0	0	0	1	1	5 MHz	1	1	1	0	1	1	1	1	1	2.2k	

+ Radians in Phase Modulation
 * Ranges and deviation depend on dialed rf frequency. See specifications.
 ** For column R (under Outputs), 1 is R66, 2 is R87.

corresponding phase modulation ranges, e.g., 4 MHz, is 400 (40) radians, etc. The range and predistortion paths are interactive and require interactive adjustment for each range; range match: R139, R140, or R141, distortion match: R115, R117, or R119, respectively.

The high rate modulation signal and some of the range control logic signals are sent to the A12 Sum Loop PCA to maintain correct operation there. Since this causes an interaction between the Sum Loop PCA and the A14 FM PCA, a lead-lag compensation is made with R120 and C99 controlled by analog switch Q15 and translator U45. The lead-lag compensation is controlled by the range bit FMRN2H.

The low rate modulation path consists of Z5, Z7, U32, U35, U36, U38, and associated components. This path operates in all modes of modulation except in the dc FM mode and the cw mode. A range network and switch, Z7 and U32, in conjunction with a range network and switch, Z5 and U35, relative to the reference frequency determines the modulation range. The modulation signal is applied to the range resistor network Z7, selected by analog switch U32, and applied to the virtual ground input of a first section of dual op amp U38.

The selected feedback network determines the gain and function. The output of the first op amp U38 is processed by the range network Z5 and range switch U35. Potentiometers R102 and R145 determine the gain of the low rate path for ac FM and phase modulation, respectively. The selected feedback network consists of capacitors and resistors: C70 and R95 for ac FM, R98 and C71 for phase modulation, and R146, R147, and C76 for high rate phase modulation.

The active feedback network consisting of a second op amp U38 and resistors R99 and R95, switches from ac FM to low rate FM. Analog switch U36 controls the selected feedback network for various modes. The Z5, U35 range selection is selected in conjunction with the Z7, U32 combination and has a 16-to-1 relationship. The Z5, U35 combination is also selected relative to ac FM or phase modulation.

Table 6E-1 shows the relationship between selected modulation ranges and functions for inputs, controls, and outputs. Table 6E-2 shows the relationship between the modulation ranges and the FM dac values.

MODULATION CONTROL CIRCUIT DESCRIPTION

6E-8.

The following paragraphs describe the FM modulation circuitry on the A33 Mod Control PCA. Refer to the A33 Mod Control PCA schematic diagram in Section 10. The description is broken into three parts:

- FM input voltage processing
- FM STEER and SUM STEER voltage generation
- FM control signals generation

FM Input Voltage Processing

6E-9.

The circuits listed below select and amplify the external FM input signal and the internal mod oscillator signal from 1V ac pk to 4V ac pk at the top of each FM range (4 MHz, 1 MHz, etc.). They also provide a vernier output within each range as the controller programs the multiplying dac.

- Op Amp U27
- Associated input resistors, capacitors, and CMOS switches, U39
- DAC U34 and Op Amp U9A
- Inverter/amp U9B

FREQUENCY AND PHASE MODULATION

Table 6E-2. Modulation Ranges and FM DAC Values

FM DAC = (FM Deviation * Mult)/1111							
FREQ BAND FM RANGE	1056-2112	512-1056	256-512	128-256 and 0.1-15	64-128	32-64	15-32
6	8.00 MHz 2.01 MHz mult= 0.5	4.00 MHz 1.01 MHz mult= 1	2.00 MHz 501 kHz mult= 2	1.00 MHz 251 kHz mult= 4	500 kHz 126 kHz mult= 8	250 kHz 62.6 kHz mult= 16	125 kHz 31.3 kHz mult= 32
5	2.00 MHz 501 kHz mult= 2	1.00 MHz 251 kHz mult= 4	500 kHz 126 kHz mult= 8	250 kHz 62.6 kHz mult= 16	125 kHz 31.3 kHz mult= 32	62.5 kHz 15.7 kHz mult= 64	31.2 kHz 7.82 kHz mult= 128
4	500 kHz 126 kHz mult= 8	250 kHz 62.6 kHz mult= 16	125 kHz 31.3 kHz mult= 32	62.5 kHz 15.7 kHz mult= 64	31.2 kHz 7.82 kHz mult= 128	15.6 kHz 3.91 kHz mult= 256	7.81 kHz 1.96 kHz mult= 512
3	125 kHz 31.3 kHz mult= 32	62.5 kHz 15.7 kHz mult= 64	31.2 kHz 7.82 kHz mult= 128	15.6 kHz 3.91 kHz mult= 256	7.81 kHz 1.96 kHz mult= 512	3.90 kHz 977 Hz mult=1024	1.95 kHz 489 Hz mult=2048
2	31.2 kHz 7.82 kHz mult= 128	15.6 kHz 3.91 kHz mult= 256	7.81 kHz 1.96 kHz mult= 512	3.90 kHz 977 Hz mult=1024	1.95 kHz 489 Hz mult=2048	976 Hz 245 Hz mult=4096	488 Hz 123 Hz mult=8192
1	7.81 kHz 0 Hz mult= 512	3.90 kHz 0 Hz mult=1024	1.95 kHz 0 Hz mult=2048	976 hz 0 Hz mult=4096	488 Hz 0 Hz mult=8192	244 Hz 0 Hz mult=16384	122 Hz 0 Hz mult=32768
0	CW MODE						

Selecting combinations of EXT AC FM or EXT DC FM and INT FM inputs (front panel controls) is done by using the CMOS switches in U39 (and its associated resistors and capacitors) at the input of op amp U27. Potentiometer R82 sets the gain to amplify a 1V ac pk signal to 4V ac pk. The FM DEV dac, U34-1,2 is set to 3600 counts (out of 4096 at full scale).

U34 and op amp U9A produce 4V ac pk to the inverter/ amplifier circuit U9B, which in conjunction with CMOS switch Q6 either amplifies directly or inverts the signal to produce the proper polarity output. This accommodates the instrument action of either over or under programming at the sum loop. The multiplying FM DEV dac U34 is under controller operation to produce a vernier output within each range, or overrange in fixed range, or variation of nominal reference of 3600 counts (out of 4096) for closed-case calibration.

Comparators U16C and U16D, and associated resistors, trigger one-shots U26A and U26B when the peak amplitude of the applied external level is centered around 1V ac pk. The controller responds to deviations from 1V ac pk by alerting the operator by way of front panel "HI" or "LO" indicators.

FM STEER Voltage Generation

6E-10.

The FM STEER signal is produced by dac, U32 pins 23 and 24, and op amp U36B. The signal ranges between 0 and 10.2V dc (nominally 5.1V dc) and is adjusted with potentiometer R101. The voltage level is regulated by the controller to zero the frequency offset in dc FM.

FM Control Signals Generation

6E-11.

The controller sends the control signals to the A14 FM OSC PCA where they are latched by U35. These signals are:

- Three range switches: FMRN2H, FMRN1H, and FMRN0H
- Four controls: DCFMH, LOWFMH, PMODH, and HRP MH

FM TROUBLESHOOTING (A14)

6E-12.

FM troubleshooting is divided into three parts:

- Frequency check
- Modulation check
- Input signals and control input checks

Frequency Check

6E-13.

Use Table 6E-3 when checking the performance of the FM oscillator for faults in frequency lock. Note the relationship between the modulation frequency and the divider frequencies.

Table 6E-3. FM Oscillator Frequency Check Table (Normal Operation)

NOTE: Set SPCL to 909, Frequency to 800 MHz. Have EXT FM input equal zero.										
FM DEV EXT FM	FREQ MHz	VOLTS DC						DIVIDER FREQUENCIES		DETECTOR TYPE
		TP11	TP12	TP4	TP2	TP3	TP9	TP 5,15,6,8 U21		
Off	80	15	0	0	22	6.3	0-1	--*	5 MHz	std U21
50 kHz	80	15	0	0	22	6.3	0-1	200 kHz	200 kHz	std U21
100 kHz	80	15	0	0	22	6.3	0-1	50 kHz	--	NPI U11,23
400 kHz	80	7	0	0	11	6.3	0-1	50 kHz	--	NPI U11,23

* TP 5, 15 positive pulses; TP 6, 8 negative narrow pulses Tolerances TP 2, 11, 12 = 0.5V; TP 4 = 0.01V; TP 3 0.2V

1. If the frequency is wrong, check the adjustment of oscillator frequency, L1, and C9.
2. If the voltages are wrong at TP11 and TP2, check steering circuit U5.
3. If the divider frequencies are wrong, check the dividers and input drive levels.
4. If the phase detector output at TP12 is high or low, check the phase detectors U11 or U21, current sources U23 and U50, or the Q10 and Q11 circuits.

FREQUENCY AND PHASE MODULATION

5. Check the low rate modulation path. Op amp U38 should have 0V at the junction of pin 1 and C70.
6. Check CMOS switches U32, U35, U36, U39, U43, and U47 for proper control voltages.
7. Check associated CMOS switch drivers. Use the Modulation Control Table (Table 6E-1) for logic information. For U36, U39, U43, and U47:
 - V-on > +10V dc, nominally +13V dc.
 - V-of < -12V dc.
8. Check for CMOS switch leakage of control voltage to the signal path.

Modulation Check

6E-14.

For errors and faults in modulation, use Table 6E-4.

Table 6E-4. FM Oscillator Modulation Control (Normal Operation)

NOTE: Set SPCL 909, RF Freq 800 MHz, INTFM DEV 250 kHz @ 1 kHz (Alternate: Use EXTFM with low frequency signal generator, JF 6011 set to 1 kHz and 383 mV RMS into EXT FM Input.)			
MOD FREQ	VOLTAGE AT TP4	SIGNAL AT JUNCTION U38-1/C70	SIGNAL TP1
100 Hz	500 mV pk	250 mV pk	4V p-p
1 kHz	500 mV pk	25 mV pk	4V p-p
5 kHz	500 mV pk	< 5 mV pk	4V p-p

To check modulation, proceed as follows:

1. First check the FM input to FM PCA at J6 for 4V pk. If no input is present, check the Modulation Control PCA FM circuitry and inputs.
2. For error at TP4 and TP1, check the high modulation frequency path, U40, etc.
3. For error at the junction of U38 pin 1 and C70, check the low frequency modulation path U38, etc.
4. Check all ranges for correct modulation at the output. Use the Modulation Control Table (Table 6E-1) for the logic levels and the ranges for all FM DEV ranges. Check CMOS analog switches and drivers for proper operation.
5. Check phase modulation for a correct output. If the output is not correct, check the ϕ M circuits associated with U40 for problems at high modulation frequencies. For errors at low modulation frequencies, check the ϕ M circuits associated with U38.
6. For errors in Special Functions LORATE FM and HIRATE ϕ M check the circuits associated with U40 and U38.

7. For errors in dc FM, check circuits associated with FM STEER and U5, circuits with the loop amp U25 and relay K4, and the LODCFM detector U27. Also check the FM steer circuits on the Modulation Control PCA. The process is implemented by the controller.

Input Signals and Control Input Signals Checks

6E-15.

Check the input signals and control input signals as follows:

1. If the modulation signal is not present at FM PCA J6, check the A33 Modulation Control PCA for the FM dac and amplifiers and switch inverter.
2. If the 20 MHz is not present from the A31 Output PCA, check the switched +5V square wave on J4, and the +5V dc on J7 to the Output PCA.
3. If the control signals are not correct on J1 according to the Modulation Control Table (Table 6E-1), check the latches on the A33 Modulation Control PCA.

FM ADJUSTMENTS

6E-16.

FM adjustments are made on the following pca's:

- A33 Mod Control PCA (FM modulation section)
- A14 FM Board PCA

Make FM adjustments using the following equipment:

- DMM (Fluke 8840A)
- Modulation meter (HP 8901A)
- LFSSG (Fluke 6011A)
- Spectrum analyzer (HP 8586)
- Oscilloscope (Tektronix)

Adjustments on the Modulation Control PCA (A33)

6E-17.

NOTE

Perform the following procedure to adjust the modulation circuitry. Other adjustments are covered in other procedures.

The following procedure describes how to make adjustments to the Modulation Control PCA.

1. Make the following equipment settings:
 - a. Set the UUT to SPCL 909, 800 MHz, 0 dBm, 4 MHz dev, EXT AC FM.
 - b. Set the 8840A DMM to ac volts, autorange.
 - c. Set the 6011A Signal Generator to 1 kHz, 383 mV rms.
2. Connect the 6011A to the UUT EXT FM input and to the 8840A.

FREQUENCY AND PHASE MODULATION

3. Set the 6011A (as measured by the 8840A) to 707 mV rms. Set the 8840A to ac volts, and autorange. Connect the 8840A to J16-P1 on 4048 Modulation Control PCA. Adjust R82 for 2.828V rms ± 2 mV.
4. Set the UUT to 700 MHz. Set the 8840A to ac volts, autorange. Connect the 8840A to J16-P1 on the A33 Mod Control PCA. Adjust R102 for a reading of 2.828V rms ± 2 mV on the 8840A.
5. Set the UUT EXT AC FM off, and set the UUT INT FM on. The 8840A should read 2.828V rms ± 2 mV rms.

Set the UUT INT FM off, and set the UUT EXT AC FM on.

6. Set the UUT to SPCL 943. Connect the 8840A to J2-P14. Set the 8840A to dc volts. Adjust R99 for 10.24V dc ± 10 mV.

Connect the 8840A to J1-P3. Set the 8840A to dc volts. Adjust R101 for 10.24V dc ± 10 mV.

Connect 8840A to J6-P24. Verify that the 8840A reads 10V dc ± 1 V dc.

7. Set the UUT to SPCL 909. Connect a 50 Ω termination to UUT EXT PULSE MOD. Connect the 8840A to J4-P5. The 8840A should read 0V dc ± 0.2 V dc. Press the External Pulse Modulation button on the UUT front panel to on. The 8840A should read 4.2V dc ± 0.2 V dc.
8. Set the UUT to SPCL 909. Set the 8840A to dc volts, 2V range. Connect the 8840A to TP1 on the 4048 board. Adjust the modulation level sense R71 for 0.98V ± 0.5 V. Remove the 8840A from TP1.
9. Set the UUT to EXT FM. Set the 6011A to 1 kHz and 383 mV. Connect the 6011A and the 8840A to the UUT FM EXT input.
 - a. Edit the 6011A level until the 8840A reads 0.707V rms. Verify on the UUT front panel that the EXT FM LO and the FM HI annunciators are off.
 - b. Increase the 6011A output voltage to 0.728V rms as measured on the 8840A. Verify that the EXT FM HI annunciator is on.
 - c. Decrease the 6011A output voltage to 0.685V rms as measured on the 8840A. Verify that the EXT FM LO annunciator is on.
10. Set the UUT to SPCL 909, EXT AM. Set the 6011A to 1 kHz and 383 mV. Connect the 6011A and the 8840A to the UUT AM EXT input.
 - a. Edit the 6011A level until the 8840A reads 0.707V rms. Verify on the UUT front panel that the EXT AM LO and the AM HI annunciators are off.
 - b. Increase the 6011A output voltage to 0.728V rms as measured on the 8840A. Verify that the EXT AM HI annunciator is on.
 - c. Decrease the 6011A output voltage to 0.685V rms as measured on the 8840A. Verify that the EXT AM LO annunciator is on.

Alignment of FM PCA (A14)**6E-18.**

Align the FM PCA as described in the following procedure:

1. Center all pots on the FM PCA. Turn the UUT off. Set the 6011A to 50 kHz at 0 dBm. Connect the 6011A to TP12. Connect the spectrum analyzer to TP11. Adjust L6 for a minimum 50-kHz level. Remove the 6011A and the analyzer.
2. Set the UUT to SPCL 909, 800 MHz, 62.5-kHz dev, 1-kHz mod rate, INT AC FM. Set the 8840A to ac volts, autorange. Connect the 8840A to TP1 on the FM PCA. Adjust R107 for 2.828V rms ± 2 mV rms. Turn INT AC FM off.
3. Remove the cap from J3 to J17 that connects the FM PCA to the A12 Sum Loop PCA. Connect the counter to J3. Adjust L1 to be flush with the top of its housing. Adjust C9 for a locked 80 MHz as read on the counter.
4. Remove the counter from J3 and connect 436A to J3. Adjust R45 for -5 dBm ± 0.1 dB. Disconnect 436A from J3. Install the 1000-pF cap from J3 to J17 on the Sum Loop PCA.
5. Connect the 8840A to TP9. Set the 8840A to dc volts. Adjust R44 for 0V dc ± 10 mV dc.
6. Cover the FM oscillator (Q1, Q2 section only) with a metal cover.
7. Set the 8901A to Auto, FM, +peak, 300-Hz HP, 15-kHz LP. Connect the 8901A to J3. Set the UUT to SPCL 909, 800 MHz, INT AC FM, 1-kHz mod rate, 400-kHz FM dev. Set 8840A to dc volts, autorange. Connect the 8840A to TP11. Adjust L1 for 400-kHz FM dev ± 2 kHz. The 8840A should read 7V dc ± 100 mV dc. Set the UUT to 40 kHz FM dev. Adjust C9 for 40 kHz ± 0.2 kHz dev. The 8840A should read 15V dc ± 200 mV dc. Repeat these steps until both specs are met. Remove the 8840A from TP11.
8. Set the 8840A to dc volts, autorange. Connect the 8840A to TP12. Set the UUT to 300-kHz dev, INT AC FM on, 1-kHz mod rate. Key SPCL 942 to set FM steer dac to 2048. Adjust R39 for 0.0V dc ± 20 mV dc.
9. Set the UUT to 200-kHz dev AC FM, INT AC FM on, 1-kHz mod rate. Set the FM steer dac to 2048. Set the 8840A to dc volts, autorange. Connect the 8840A to TP12. Adjust R35 for 0.0V dc ± 20 mV dc.
10. Set the UUT to INT AC FM, 10-kHz mod rate. Connect oscilloscope channel 1 to TP8 and channel 2 to TP6. Set the UUT for 200-kHz AC FM. Adjust R63 until one pulse on channel 1 is exactly in the middle of two pulses on channel 2. This represents a 50% alignment of the pulses on TP6 and TP8. Set the UUT to 10-kHz dev AC FM. Check for a pulse alignment of 22/78% $\pm 3\%$. Remove the scope probes.
11. Set the UUT to INT AC FM, 5-rad ϕ M dev, 5-kHz mod rate. Set the 8901A to FM, AVE, 300-Hz HP, 15-kHz LP, %. Note the 8901A reads 100%. Press the kHz button on the UUT. Adjust R104 for a reading of 102% to 102.2% on the 8901A.

FREQUENCY AND PHASE MODULATION

12. Set the UUT to 800 MHz, 50-kHz dev, 5-kHz mod rate, INT AC FM. Set the 8901A for +peak, % off, >20-kHz filter, and all other filters off. Adjust R107 for equal plus and minus readings around 50 kHz. Plus and minus readings must be within 0.5 kHz of each other. This is a distortion check.
13. Set the UUT to SPCL 909, 800 MHz, 50-kHz dev, 70-Hz mod rate, int ac FM. Set the 8901A to +peak, >20 kHz filter. Adjust R102 for a 50-kHz reading on the 8901A.
14. Set the UUT to SPCL 909, 800 MHz, 100-kHz dev, 70-Hz mod rate, int ac FM. Set 8901A to +peak, >20-kHz filter, all other filters off. Adjust R94 for a 100-kHz reading on the 8901A.
15. Set the UUT to 50-kHz dev, 5-kHz mod freq, INT AC FM. Set the 8901A to %. The 8901A should read 100%. Check the mod rates in Table 6E-5 to determine if the UUT is within specification.

Table 6E-5. FM Modulation Rate Specifications

MOD RATE (Hz)	SPECIFICATION (kHz)
1000	100 +2% -2%
500	100 +2% -2%
200	100 +2% -2%
100	100 +2% -2%
50	100 +1.5% -1.5%

16. Set the UUT to SPCL 909, 800 MHz, 150-kHz DEV, 25-Hz mod rate, int ac FM. Connect the oscilloscope to the 8901A MOD OUT. Adjust the scope for almost full scale display with one cycle. Adjust R88 for a smooth waveform.
17. Set the UUT to 800 MHz, 5-kHz mod rate, 200-kHz DEV, INT AC FM. Set the 8901A to FM, +peak, 300 Hz HP, 15 kHz LP. Adjust R141 for a 8901A reading of 200 kHz ± 1 kHz. Adjust R119 for symmetrical plus and minus readings about 200 kHz ± 1 kHz. Repeat until both specs are met.
18. Set the UUT to 200 MHz, 5-kHz mod rate, 200-kHz DEV, INT AC FM. Set the 8901A to FM, +peak, 300-Hz HP, 15-kHz LP. Adjust R140 for a 8901A reading of 200 kHz ± 1 kHz. Adjust R117 for symmetrical plus and minus readings about 200 kHz ± 1 kHz. Repeat until both specs are met.
19. Set the UUT to 50 MHz, 5-kHz mod rate, 200-kHz dev, INT AC FM. Set the 8901A to FM, +peak, 300-Hz HP, 15-kHz LP. Adjust R139 for a 8901A reading of 200 kHz ± 1 kHz. Adjust R115 for symmetrical plus and minus readings about 200 kHz ± 1 kHz. Repeat until both specs are met.
20. Set the UUT to 800 MHz, 70-Hz MOD rate, 5-rad dev, INT AC FM. Set the 8901A to ϕ M, +peak, 15 kHz LP (all other filters removed), Avg and 70.7%. Adjust R145 for 5 rad.

21. Set the UUT to 800 MHz, 10-kHz mod rate, 5-rad dEV, SPCL 721, INT AC FM. Set the 8901A to ϕ M, +peak, 300 Hz HP, >20 kHz LP. Adjust C75 for a 8901A reading of 5 rad. Set the UUT to 1 kHz MOD rate. The 8901A reading must be 5 rad \pm 0.05 rad.
22. Set the UUT to 800 MHz, 70 Hz MOD rate, 5-rad dev, SPCL 721, INT AC FM. Set the 8901A to ϕ M, +peak, no filters, Avg and 70.7%. Adjust R146 for 5 rad. Set UUT to SPCL 720.
23. Connect the 8840A to TP12 and adjust R49 to 0V dc. Connect the 8840A to TP9. Verify that the 8840A reads between -3V dc and +10V dc.
24. Set the UUT to SPCL 909, 800 MHz, -5 dBm, 10 Hz mod freq, 25 kHz FM dev, SPCL 711, SPCL 752. Set the spectrum analyzer to IP, center freq 800.06 MHz, span 100 kHz, ref level -5 dBm, resolution bandwidth 30 kHz, video bandwidth 30 kHz, sweep time 200 ms, log scale 6 dB, trigger free run.

Set the UUT to INT FM. Set analyzer to span 0 Hz, trigger video. Verify that the droop of the demodulated FM is less than 10%. Set the UUT to EXT DC FM. Verify that the droop of the demodulated dc FM is less than 2%.

25. Set the UUT to 800 MHz, 300-kHz dev, 1-kHz mod rate, EXT AC FM on. Connect the 8840A to TP12 and check that the 8840A reads 0V dc \pm 200 mV dc.

Set the UUT to 200-kHz dev. Check that the 8840A reads 0V dc \pm 200 mV dc.

26. Set the UUT to 800 MHz, 10-kHz dev, 1-kHz mod rate, EXT AC FM. Place a 600 Ω load on the UUT EXT FM input. Connect the 1953A Counter to the UUT output, and set the 1953A to read 800 MHz with 1-Hz resolution.

Set the UUT to EXT DC FM. The front panel DC FM indicator should light within 1 second. The 1953A should read within 350 Hz of the 800-MHz ac FM frequency. Connect the 8840A to TP12. TP12 should read 0V dc. Connect the 8840A to J1-P3. The 8840A should read between 3V dc and 8V dc.

Set the UUT to AC FM. Repeat step 25 to verify the performance.

27. Set the UUT to 300-kHz dev. Set the UUT to EXT DC FM. The front panel DC FM indicator should illuminate within one second. The 1953A should read within 500 Hz of the 800-MHz ac FM frequency. Connect the 8840A to TP12. TP12 should read 0V dc. Connect the 8840A to J1-P3. The 8840A should read between 3V dc and 8V dc.

Set the UUT to AC FM. Repeat step 26 to verify the performance.



Section 6F Internal Modulation Oscillator

MODULATION OSCILLATOR BLOCK DIAGRAM **6F-1.**

Refer to the Modulation Oscillator Block Diagram (Figure 6F-1) to identify the major functional sections and follow the signal paths of the internal modulation oscillator.

INTERNAL MODULATION OSCILLATOR CIRCUIT DESCRIPTION **6F-2.**

The modulation oscillator is configurable either as a direct digital synthesizer (DDS) or as a pulse generator. Both functions are implemented in a custom integrated circuit and are synthesized from the main reference frequency source of the instrument.

The A6 Mod Oscillator PCA provides two outputs:

- An internal modulation source (Int Mod)
- A modulation output source (Mod Out), available at the MOD OUTPUT BNC connector on the front panel.

All power, data, control, and clock signals are received by the Mod Oscillator PCA via a bus connector (J1) and clock connector (J2).

Direct Digital Synthesized Wave Generator **6F-3.**

The direct digital synthesizer frequency is the modulation source for the internal AM, FM, ϕM , and pulse functions. It can be set from 0.1 Hz to 200 kHz with resolution of 0.1 Hz. The amplitude of the internal modulation source (Int Mod signal) is a leveled 1V pk, internally routed to the A33 Modulation Control PCA. The amplitude of the modulation output is controlled by a level dac. An algorithmic wave generation method provides a very accurate and stable oscillator signal source of high purity and low harmonic distortion.

Custom IC U1 acts as the wave generator by using external wave lookup table U2 and U3, and 12-bit wave reconstruction dac U7 and U9B. A discrete time sample method generates the various waves. A low-pass antialiasing filter made up of R6, R7, C13, C14, and L1 is required to reject the sampling frequency, the alias signals, and the out-of-band spurious signals from the output signal.

The amplitude of oscillation at the MOD OUTPUT connector is controlled by 12-bit multiplying dac U8 and U11A. This output level can be set between 0 and 4V pk, with 1-mV pk steps, into a 600-ohm load.

INTERNAL MODULATION OSCILLATOR




Figure 6F-1. Mod Oscillator Block Diagram

Waveform data is stored in EPROMS U2 and U3. Three control lines from U1 control waveform selection, allowing up to eight waveforms to be selected via a front panel special function. When you select a wave other than the sine wave, make sure you consider the low-pass filter cutoff frequency of 200 kHz. There will be a progressive deterioration of the fidelity of waves with increased frequency, depending on the wave shape selected. This relates to the higher frequency components of the waves other than the sine wave.

Pulse Generator

6F-4.

The pulse generation mode is selected via the front panel or IEEE Special Function commands. The frequency of the pulse generator can be set from 10 Hz to 200 kHz. Frequency and pulse width are determined by numeric values written to the oscillator. The built-in pulse generator can be used as a modulation source for the internal AM, FM, ϕ M, and pulse.

The pulse generator is also based on custom IC U1, which contains a programmable period and pulse width sections. Both the period and the pulse width can be set in increments of 100 ns. Internally, the pulse frequency is rounded and set to the nearest 100 ns period increment of the entered modulation frequency.

U4, U5, Q1, Q2, and their associated components condition the external and internal pulse signals. When in the pulse generation mode of operation, the internal pulse at Int Mod is preset to 1V pk via U5. U4 buffers the pulse output of U1 to provide Mod Out, which is fixed at 4.5V CMOS/TTL logic level. Both the frequency and the pulse width are set numerically through front panel entry or via IEEE commands. In pulse generation mode, Mod Out is terminated with a nominal 180 Ω .

To avoid the ambiguity of the pulse output from being set to a dc value, the software limits the pulse width to a value that is no wider than the set period minus 100 ns, and the software prevents the pulse width from being set narrower than 100 ns.

See the Special Function list in Appendix B for selections modulation oscillator modes of operations. The appropriate Special Functions allow the selection of direct digital synthesis, output waveform, pulse generator, and pulse width setting. Additionally, by selecting the appropriate special function code, you can enable MOD OUT to be continuously on (default) or to be turned on only during the selection of internal modulation.

Signal Routing

6F-5.

The modulation oscillator selects the active outputs through six analog switches. Signals from U1 control the various switches that route the pulse generator and direct digital synthesizer output signals to the two outputs (Int Mod, Mod Out) of the A6 Modulation Oscillator PCA.

Switches S1 and S2 (associated with U9A, U6A, and U6B) facilitate the connection of the direct digital synthesizer to the internal modulation source (Int Mod).

Switches S3 and S4 (associated with U11B, U6C, and U6D) facilitate the connection of the direct digital synthesizer to the modulation output (Mod Out).

Switches S5 and S6 (associated with U4, U5, U6B, and U6D) facilitate the connection of the pulse generator to both the modulation output (Mod Out) and to the internal modulation source (Int Mod).

MOD OSCILLATOR TROUBLESHOOTING AND ADJUSTMENTS

6F-6.

Since both the direct digital synthesizer and the pulse generator sections are clocked by the same clock, verify the 20 MHz input signal first. The amplitude of this wave should be at least 300 mV p-p. If this clock signal is absent, none of the functions on the assembly will operate.

Direct Digital Synthesizer Troubleshooting

6F-7.

To troubleshoot the direct digital synthesizer (DDS), proceed as follows:

SETTING UP:

1. Select SPCL 909 to set the UUT to the preset default state. This sets the DDS to generate a sine wave.
2. Enable INT AM modulation.
3. Set MOD LEV to a modulation output level of 4V pk.
4. Enter MOD FREQ of 1 kHz.
5. Connect a 600Ω load at the MOD OUTPUT connector.

TEST PROCEDURE:

NOTE

S1-S6 refers to analog switches on the A6 Mod Oscillator.

1. Check U1 output clock CLKO at TP10. This logic level signal should be 3.33 MHz. If there is no signal at this point or if the frequency is wrong, either U1 is faulty, wrong data is written to it, or the 20-MHz signal is inadequate. If this signal is absent, the DDS sections will not operate.
2. Use an oscilloscope to verify that the most significant bit (MSB) of the phase accumulator (TP8) is at TTL level and is 1 kHz (the set modulation frequency). If the MSB is not as indicated, the U2 most significant lookup table, or the U1 phase accumulator section may have failed.
3. Use the oscilloscope to verify the presence of a 10V p-p ($\pm 5\%$) sine wave at the output of the U7 wave reconstruction dac (TP2). If the sine wave is not present, suspect U7 and the dac output amplifier U9A, or wave tables U2 and U3. If the signal is not zero centered or the amplitude is in error, check R4 and R5, also verify 10V $\pm 2\%$ at U7 pin 4.
4. Verify that a 4.77V p-p $\pm 5\%$ sine wave is present at TP3. If the sine wave is not present, or is the wrong amplitude, check the 3-pole low-pass filter components R6, C13, C14, L1 and R7.
5. Enter MOD FREQ of 100 kHz.
6. Repeat step 4 above.
7. Enter MOD FREQ of 1 kHz.

8. Use an oscilloscope to check for a 2V p-p sine wave at TP4. Measure its amplitude with an ac voltmeter and verify that it is 0.7071V rms within $\pm 0.1\%$ (± 0.7 mV). If the sine wave is not present or is distorted, check S1 and S2 at U10, and check U9B and its associated components. If the amplitude is slightly off, recalibrate R9 using normal calibration procedures.
9. Use an oscilloscope to verify a 4.66V p-p ($\pm 5\%$) sine wave signal at TP9, and check for visible distortions. If the sine wave is not present, is distorted, or is the wrong amplitude, check level dacs U8, and U11A.

If U8 and U11A are OK, check for a failed U1, which would cause a write data error. If U1 is operating correctly, check for an interface bus fault.

10. Use an oscilloscope to verify a zero centered 8V p-p sine wave at TP5. If the signal is distorted, check U11B and associated resistors R11, R12, and R13 and switches S3 and S4. With an ac voltmeter, check for 2.8284V rms $\pm 0.1\%$ (± 2.8 mV). If the signal not within specifications, recalibrate R13 using normal calibration procedures.

Pulse Generator Troubleshooting

6F-8.

To troubleshoot the pulse generator, proceed as follows:

SETTING UP:

1. Enter SPCL 758 to set the instrument to the preset default state.
2. Enter SPCL 741 to set the instrument to internal pulse operation.
3. Enable INT AM modulation.
4. Enter MOD FREQ of 10 kHz (100 us period).
5. Enter SPCL 759 to set the pulse width to 25 μ s.

TEST PROCEDURE:

NOTE

Modulation level control has no effect in pulse mode.

1. Verify a 10.0-MHz logic signal at TP10. If no signal is present at this point or the signal is the wrong frequency, either U1 has failed, a data write error has occurred, or the 20-MHz signal is inadequate.
2. Use an oscilloscope connected to TP11 to verify that the TTL-level pulse signal from U1 is 10 kHz with a positive pulse width of 25 us. If it is not, U1 may be faulty.
3. Use an oscilloscope to verify that the TTL-level pulse described in step 2 above is present at TP5.
4. Use an oscilloscope to observe TP4 and verify that the same pulse shape described in step 2 is zero centered with an amplitude of 2V $\pm 10\%$ p-p. If either the amplitude or wave shape is incorrect, check U5 and associated resistors R22, R23, R24, and R25.



Section 7

Compensation Procedures

INTRODUCTION

7-1.

The internal software compensation procedures generate the instrument-specific compensation data for the following assemblies:

- A3 Sunsynthesizer VCO
- A5 Coarse Loop VCO
- A9 Sum Loop VCO
- A31 Output
- A35 Attenuator/RPP

These procedures must be performed following any repair to the related assembly that affects the compensation. The procedures restore the operating specifications of the Signal Generator provided there are no remaining hardware failures. If the required adjustments exceed the procedure's adjustment limits, the Signal Generator needs to be repaired. Refer to Section 6, "Circuit Descriptions, Troubleshooting, and Alignment" for details. Section 6 explains the Module Exchange Program as well as component-level troubleshooting hints.

LEVEL FLATNESS COMPENSATION

7-2.

The level flatness compensation procedures generate the instrument-specific compensation data for the A31 Output PCA and the A35 Attenuator/RPP Assembly.

Output flatness compensation corrects for frequency-dependent level flatness errors in the A31 Output PCA. The Output Flatness Compensation Procedure (also referred to as the Output Compensation Procedure) involves measuring the level error at up to 60 frequencies, from which correction factors are calculated and stored in the nonvolatile compensation memory on the A13 Controller PCA. When an RF frequency is programmed, the correction factors associated with the two nearest frequencies are interpolated to determine the applied level compensation.

The Output Compensation Procedure must be performed following any repair to the A31 Output PCA that affects the output flatness compensation. In addition, there is storage provided for alternate output compensation data that can be used to compensate for an external system without affecting the normal output compensation data. This alternate compensation data can be used to correct for level flatness errors at the output of an external amplifier or at the end of a length of cable. There is typically 1-dB of overrange which may be used for this purpose.

COMPENSATION PROCEDURES

The Output Compensation Procedure requires the use of a power meter, or a measuring receiver in the power meter mode. The procedure can be performed from the front panel or remotely under the control of an IEEE-488 bus controller. It consists of the following steps:

1. Set the rear panel CAL|COMP switch to the 1 (on) position.
2. Connect the power meter sensor to the Signal Generator's RF output.
3. Initiate the compensation procedure.
4. Adjust the RF level until the power meter reading matches the displayed target level for every step in the procedure.
5. Store the updated compensation data.

Attenuator flatness compensation corrects for frequency-dependent level flatness errors in the Attenuator/RPP. The Attenuator Flatness Compensation Procedure (also referred to as the Attenuator Compensation Procedure) involves measuring the level error for each attenuator section at up to 29 frequencies, from which the correction factors are calculated. When an RF frequency or amplitude is programmed, the correction factors associated with the two nearest frequencies for the programmed RF level are interpolated to determine the applied level compensation. The attenuator compensation procedure must be performed following a repair to the Attenuator/RPP that affects the attenuator flatness compensation.

The Attenuator Flatness Compensation Procedure must be performed using a measuring receiver in order to guarantee the level flatness specification. An alternate procedure may be performed using a power meter, but this procedure does not guarantee compliance with the flatness specification. The procedure can be performed from the front panel or remotely under the control of an IEEE-488 bus controller. It consists of the following steps:

1. Set the rear panel CAL|COMP switch to the 1 (on) position.
2. Lock the measuring receiver and Signal Generator references together.
3. Connect the measuring receiver sensor module to the Signal Generator's RF output.
4. Initiate the compensation procedure.
5. For each of the frequency steps in the procedure, tune the measuring receiver to match the Signal Generator frequency. For the first three level settings at the frequency step, measure the RF level using the power meter mode of the measuring receiver. Adjust the RF level of the Signal Generator until the measuring receiver reading matches the displayed target level.
6. For the remaining level settings at the frequency step, measure the level in tuned RF mode. If the frequency is below 2.5 MHz, the measuring receiver must be used in power meter mode. Irrespective of the measurement mode, adjust the Signal Generator level until the measuring receiver reading matches the displayed target level.

7. If the frequency step in the procedure is above a specified "break frequency," the effects of VSWR are significant in the level measurement. Thus, additional level measurements and adjustments must be made using combinations of attenuators to reduce VSWR effects. In making these measurements, care must be taken to ensure that the measuring receiver calibration is transferred correctly through its level bands as successively lower RF levels are measured.
8. Repeat steps 5, 6, and 7 for every frequency step in the procedure.
9. Store the updated compensation data.

Level Flatness Compensation Accuracy Notes

7-3.

The level compensation procedures restore the operating specifications of the Signal Generator. Performance can be verified using the High-Level Accuracy Test, Mid-Level Accuracy Test, and Low-Level Accuracy Test, or the Alternate Level Accuracy Test, all in Section 3.

Failure to observe the following guidelines may result in less than optimal or out-of-specification operation:

- The measuring receiver and sensor module must be calibrated and operated according to its manufacturer's instructions. The calibrated measuring receiver and sensor module combination must yield 0.05-dB measurement accuracy or better.
- The power meter and sensor must be calibrated and operated according to its manufacturer's instructions. The frequency-dependent power meter calibration factors must be set for each frequency. The calibrated power meter/sensor combination must yield 0.05-dB measurement accuracy or better. It must be zeroed whenever a procedure calls for this to be done.
- Both the output and attenuator level measurements must be made with the measuring receiver sensor module connected at the RF OUTPUT connector. Do not use a length of cable between the RF OUTPUT connector and the power sensor unless you are intentionally correcting for losses in the cable.

Level Flatness Compensation Limits

7-4.

The maximum compensation allowed for the output section is 4.0 dB. The maximum compensation allowed for the 6082A attenuator section is 8.0 dB.

The measured output corrections are normalized before being stored to remove any fixed level offsets. The 4.0-dB limit is checked after the measurements are normalized so it is possible to make adjustments greater than 4.0 dB as long as the range of values does not exceed 4.0 dB. The measured data cannot be stored if the limit is exceeded. Any offset removed by the normalization process must be eliminated by adjusting the main level adjustment potentiometer R20, on the A33 Modulation Control PCA, after the procedure is complete.

COMPENSATION PROCEDURES

The maximum output compensation allocation allows approximately 1 dB of margin over typical usage. This additional range can be used when compensating an external system. If measurements taken at the front panel RF connector exceed the maximum limit, suspect a faulty or misaligned output section. Refer to the related paragraphs in Section 6 of this manual.

The measured attenuator corrections are normalized then summed into all programmable attenuator combinations before being stored. The compensation limit of 8.0 dB is the maximum allowed for any combination of attenuators. This makes it difficult to tell if the maximum allocation will be exceeded until all measurements have been completed. The measured data cannot be stored if the maximum allocation has been exceeded for any combination of attenuators. If the maximum allocation has been exceeded, suspect a faulty attenuator section. Refer to the related paragraphs in Section 6 of this manual.

If the output and attenuator circuits are operating correctly but the maximum compensation allocations have been violated, and a level flatness compensation procedure has been previously performed, there may be excessive mixing of the output and attenuator compensation data. Refer to "Level Compensation Data Mixing", below.

Level Compensation Data Mixing

7-5.

The A31 Output and A35 Attenuator assemblies are compensated separately during the manufacturing process. Upon receipt from the Fluke factory, the output compensation data only corrects for errors in the output circuitry, and the attenuator compensation data only corrects for errors in the attenuator circuitry.

Measurements made during the user output and attenuator compensation procedures are made at the front panel RF OUTPUT connector. The measured level includes errors from both the output and attenuator circuits. Therefore, performing an output compensation procedure may correct for some errors in the attenuator circuitry, and performing an attenuator procedure may correct for errors in the output circuitry.

The resultant mixing of the correction data usually has a negligible effect. Mixing of this data may cause problems if an Output or Attenuator Compensation Procedure is performed improperly, or is used to compensate misaligned hardware. As a result, there may be measurement points that contain excessively large or unusually small correction values. There may be sufficient correction range to complete the procedure successfully. However, subsequent compensation procedures may fail.

For example, assume that at 2100 MHz, the output circuitry requires 4 dB of correction and the attenuator circuitry requires 6 dB of correction. An Output Compensation Procedure is performed improperly so that a 1-dB correction is stored at 1056 MHz instead of the expected 4 dB correction, resulting in a 3 dB error. The 4-dB limit for the output procedure is not violated so, the procedure completes successfully. At a later time, an Attenuator Compensation Procedure is attempted. To reach the target level at 2100 MHz, the attenuator procedure must apply the expected 6 dB of correction plus an additional 3 dB to correct for the error in the output data. The 8-dB limit for the 6082A attenuator procedure is violated and the data cannot be stored even though both the output and attenuator circuits are operating properly.

Errors due to mixing the correction data will rarely occur when reasonable care is exercised. If the problem does arise, the Output Compensation Procedure with Default Attenuator Data can be used to reduce the mixing. Refer to "Front Panel Output Compensation with Default Attenuator Data" later in this section.

The output and attenuator module exchange (MEC) assemblies are compensated separately during the manufacturing process. If the current output and attenuator data was generated by the Fluke Factory, an output or attenuator module exchange PROM can be uploaded without performing any compensation procedures. If an output compensation procedure was performed prior to the installation of an attenuator MEC assembly, it may be necessary to perform an output compensation procedure. Alternately, if an attenuator compensation procedure was performed prior to the installation of an output MEC assembly, it may be necessary to perform an attenuator compensation procedure.

To determine the data origin of the compensation memory, press .

If all data was generated by the Fluke factory, the status code 00 is displayed. If any of the data was generated in any other way, a status code or list of status codes are displayed. Press to scroll through the list if there are more than three status codes. Refer to Appendix F, "Compensation Memory Status Codes".

Front Panel Output Flatness Compensation Procedure

7-6.

- Adjustment Range: up to 4.00 dB
- Adjustment Resolution: 0.01 dB
- Target Level: 10.0 dBm
- Number of Measurement Steps: One per frequency (up to 60 frequencies).
- External Equipment: RF Power Meter (HP 436A or equivalent) and Power Sensor (HP 8482A or equivalent)

See Table 7-1 for front panel controls for Output Flatness Compensation Procedure. The Front Panel Output Flatness Compensation Procedure is initiated by pressing

.

The target RF level of 10 dBm is displayed in the MODULATION field, the RF frequency is displayed in the FREQUENCY field and the level adjustment is displayed in the AMPLITUDE field. The frequencies may vary from instrument to instrument.







The RF level is adjusted using the edit knob until the measured level at the RF output is 10 dBm at each of up to 60 frequencies. This procedure typically takes 15 minutes to perform. The Signal Generator must be operated at room temperature for at least one hour with the module plate covers in place before performing this procedure.

Proceed as follows to execute the Front Panel Output Flatness Compensation Procedure:

1. Press , then program 350 MHz and +9 dBm.

COMPENSATION PROCEDURES

Table 7-1. Front Panel Controls for Output Flatness Compensation Procedure

CONTROLS	FUNCTION AND DESCRIPTION
 	BRIGHT DIGIT EDITING
KNOB	Turn edit knob to increment or decrement the level adjustment. Use the left/right arrow keys to move the bright digit.
	RF ON/OFF Toggles the RF output on/off.
	OVERRANGE/UNCAL or REJECTED ENTRY STATUS Normally displays the overrange/uncal status. Displays the rejected entry status code if there is a rejected entry.
	STORE MEASURED DATA Press once, the prompt "Sto ?" is displayed. Press again to store the data. "-- Sto --" is displayed for approximately 10 seconds while the data is stored. Attempts to store the data before all steps have been measured will be rejected with error code 92. Attempts to store data with out of limit conditions will be rejected with error code 93. Press any other key to cancel the store operation and resume the procedure.
CAUTION Do not turn the POWER switch off or change the CAL COMP switch until the store operation is complete. Doing so could damage the contents of the compensation memory.	
	ABORT THE PROCEDURE Press the key once, the prompt "Clr ?" is displayed. Press the key again to abort the procedure. "-- Clr --" is displayed to confirm the selection. All measured data is discarded and the previous instrument state is restored. Press any other key to resume the procedure.

2. Disable the Signal Generator's RF output, and connect the power sensor to the RF output.
3. Zero the power meter and select the power meter calibration factor. Enable the RF output.
4. Measure the RF level.

If it is more than $+9.0 \text{ dBm} \pm 1.0 \text{ dB}$, the A31 Output PCA or A35 Attenuator/RPP Assembly is not operating correctly. Refer to Section 6 in this manual for troubleshooting and repair information.

5. Set the rear panel CAL|COMP switch to the I (on) position. Verify that the CAL and COMP annunciators on the front panel are flashing.

CAUTION

Do not turn the power off while the CAL|COMP switch is set on. The CAL|COMP switch protects the compensation memory from accidental damage.

6. Press to initiate the Output Compensation Procedure. Verify that COMP and OUT annunciators are lit.
7. Set the CAL factor on the power meter for the displayed frequency.
8. Use the edit knob to adjust the level until the the power meter reads 10 dBm.
9. Press STEP to go to the next frequency step.
10. Repeat steps 7 through 9 until the last frequency step has been completed (a frequency of 2100 MHz). At this point, pressing the STEP key causes the message "End" to be displayed.
11. Press the key twice to store the data.

NOTE

If the store operation is rejected (flashing "—Sto—"), press to determine the cause of the rejected entry. Refer to the list of rejected entry error codes in Appendix C. Also refer to "Level Flatness Compensation Limits," "Level Compensation Data Mixing," and "Het Band Level Adjustment" in this section.

12. Zero the RF Level Closed-Case Calibration Factor to provide maximum adjustment range. This step may be performed at the beginning of the procedure between steps 5 and 6 if desired. However, doing so may introduce a fixed offset which must be compensated for at every measurement step. To zero the RF Level Calibration Factor:
 - a. Enter
 - b. Use the edit knob to adjust the calibration factor until it reads 0.00 dB.
 - c. Press twice to store the new calibration factor.
13. Set the rear panel CAL|COMP switch to the 0 (off) position. Verify that the CAL and COMP annunciators on the front panel are not flashing.
14. Remove the bottom instrument cover and the RF level adjustment access screw labeled A33R20 from the bottom module plate cover.
15. Press , then program 350 MHz and +9 dBm.
16. Disable the Signal Generator RF output, zero the power meter, then enable the RF output. Select the power meter calibration factor.

COMPENSATION PROCEDURES

17. Adjust the RF level adjustment at A33R20 for a reading of exactly +9 dBm on the power meter.
18. Replace the RF level adjustment access screw and the bottom instrument cover.

Het Band Level Adjustment

7-7.

A store operation at the end of an Output Compensation procedure can fail because the Het Band level is not adjusted properly. When a store operation is rejected with error 93 (too much correction), exit the procedure and perform the following steps.

1. Enter , and note the frequency displayed in the FREQUENCY field, and the amplitude adjustment displayed in the AMPLITUDE field.
2. Program the 6082A to the frequency displayed in the FREQUENCY field and +10.0 dBm.
3. Program the power meter with the calibration factor that corresponds with the frequency displayed in the FREQUENCY field.
4. Adjust the Het Level Adjustment A31R96 by the amount displayed in the AMPLITUDE field.
5. Perform the output compensation procedure again.

Compensating Level Flatness Errors in an External System

7-8.

The Output Flatness Compensation Procedure can be used to correct for level flatness errors in an external system that is connected to the signal generator's RF output. Compensation for losses attributable to the external system can be applied up to the specified limits of the Output Compensation Procedure. There is typically 1 dB of overrange which may be used for this purpose.

Proceed as follows to compensate an external system:

1. Connect the input of external system to the RF output of the 6082A and connect the power meter sensor to the RF output of the external system.
2. Select the alternate output compensation data by entering .
3. Perform the Output Flatness Compensation Procedure as described earlier in this section.

NOTE

It is not necessary to set the CAL|COMP switch to the 1 (on) position as specified in the Output Flatness Compensation Procedure when the alternate output compensation data has been selected by Special Function 931.

While Special Function 931 is enabled, compensation data generated by the Output Flatness Compensation Procedure will be stored in a separate location, leaving the normal output compensation data unchanged. Subsequent frequency programming operations will use the alternate output compensation data. Enter Special Function 930 to select the normal output compensation data.

After the alternate output compensation data has been generated, Special functions 930 and 931 can be used to switch between the normal and alternate data as desired. The Special Function selection is retained while the instrument power is off and is not affected by instrument preset or memory recall operations.

NOTE

The alternate output compensation data is set to 0 dB of correction when the 6082A is manufactured. If any alternate data are stored, they are set to 0 dB if the memory erase function () is executed. See Section 4D of the Operator Manual for more information on the memory erase function.

Front Panel Output Compensation with Default Attenuator Data 7-9.

The Output Compensation Procedure with Default Attenuator Data may be used to reduce the mixing of the output and attenuator compensation data. In this procedure, the compensation data for the A31 Output PCA is generated while the attenuator circuitry is compensated using the last Fluke Factory or module exchange data for the attenuator circuit.

The default attenuator data may not accurately characterize the current state of the attenuator circuitry. However, it will have a typical distribution and should allow the procedure to be performed successfully regardless of the amount of mixing in the normal compensation data. Upon completion, the Attenuator Compensation Procedure must be performed to restore the instrument specifications.

The process is identical to the Output Compensation Procedure except that it is initiated by Special Function 983. Refer to "Front Panel Output Flatness Compensation Procedure," earlier in this section.

Front Panel Attenuator Flatness Compensation Procedure 7-10.

- Adjustment Range: up to 8.00 dB
- Adjustment Resolution: 0.01 dB
- Target Levels: 10.0 dBm, 4.0 dBm, -2.0 dBm, -14.0 dBm, 38.0 dBm, -44.0 dBm, -50.0 dBm, -62.0 dBm
- Number of Frequency Steps: Up to 29
- Number of Measurement Steps: 8 per frequency ($f_c < 1700$ MHz typical), 14 per frequency ($f_c \geq 1700$ MHz typical)
- External Equipment: RF Measuring Receiver (HP 8902 or equivalent), Microwave Converter (HP 11793 or equivalent), and Local Oscillator (Fluke 6082A or equivalent)

COMPENSATION PROCEDURES

The Front Panel Attenuator Flatness Compensation Procedure is initiated by the following key sequence:

The target RF level is displayed in the MODULATION field, the RF frequency is displayed in the FREQUENCY field and the level adjustment is displayed in the AMPLITUDE field. The frequencies may vary from instrument to instrument.

The RF level is adjusted using the edit knob until the measured level at the RF output matches the target level. This sequence is repeated for each attenuator section (the through-path, each of seven attenuators) at up to 29 frequencies. Additionally, six combinations of attenuators are measured for frequencies typically above 1700 MHz.

NOTE

The Front Panel Attenuator Compensation Procedure may take up to two and one half hours to perform. Exercise care to ensure that the measured value matches the target value for every measurement step. Failure to do so may result in not meeting performance specifications.

The target RF output level displayed in the MODULATION field is determined by the attenuator section(s) to be measured. Table 7-2 lists the target levels.

Table 7-3 summarizes the operation of the front panel keys used during the Front Panel Attenuator Flatness Compensation Procedure. All other keys are ignored.

Table 7-2. Attenuator Target Levels

ATTENUATOR	TARGET LEVEL
Through-path	10 dBm
6 dB	4 dBm
12 dB	-2 dBm
24a	-14 dBm
24b	-14 dBm
24c	-14 dBm
24d	-14 dBm
24e	-14 dBm
24a + 24b	-38 dBm
24a + 24b + 6 dB	-44 dBm
24a + 24b + 12 dB	-50 dBm
24a + 24b + 24c	-62 dBm
24a + 24b + 24d	-62 dBm
24a + 24b + 24e	-62 dBm

Table 7-3. Front Panel Controls for Attenuator Flatness Compensation Procedure

CONTROLS	FUNCTION AND DESCRIPTION
◀ ▶	BRIGHT DIGIT EDITING
KNOB	Turn edit knob to increment or decrement the level adjustment. Use the left/right arrow keys to move the bright digit.
ON/OFF	RF ON/OFF Toggles the RF output on/off.
STATUS	OVERRANGE/UNCAL or REJECTED ENTRY STATUS Normally displays the overrange/uncal status. Displays the rejected entry status code if there is a rejected entry.
STO	STORE MEASURED DATA Press the key once, the prompt "Sto ?" is displayed. Press the key again to store the data. "-- Sto --" is displayed for approximately 30 seconds while the data is stored. Attempts to store the data before all steps have been measured will be rejected with error code 92. Attempts to store data with out of limit conditions will be rejected with error code 93. Press any other key to cancel the store operation and resume the procedure.
CAUTION Do not turn the POWER switch off or change the CAL COMP switch until the store operation is complete. Doing so could damage the contents of the compensation memory.	
CLR LCL	ABORT THE PROCEDURE Press the key once, the prompt "Clr ?" is displayed. Press the key again to abort the procedure. "-- Clr --" is displayed to confirm the selection. All measured data is discarded and the previous instrument state is restored. Press any other key to resume the procedure.

NOTE

The 6082A rear panel REF switch must be set to EXT, and the external reference input must be connected to the measuring receiver REF OUT connector. The Local Oscillator Reference must likewise be connected to the measuring receiver REF OUT connector.

The Signal Generator must be operated at room temperature for at least one hour with the module plate covers in place before performing this compensation procedure. Proceed as follows to execute the Front Panel Attenuator Flatness Compensation Procedure:

1. Press **SPCL** **0** **1** , then program 1 MHz, +10.0 dBm, and **SPCL** **9** **2** **2** . Note that the STATUS annunciator is lit. Press **STATUS** , status code 201 (Level Correction Disabled) should be displayed.
2. Disable the Signal Generator's RF output and connect the sensor module to the RF output.

COMPENSATION PROCEDURES

3. Tune the measuring receiver to 1 Mhz, select the power meter mode, and zero the measuring receiver. Enable the RF output.
4. Measure the RF level. If it is more than $+10.0 \text{ dBm} \pm 0.5 \text{ dB}$, the A31 Output PCA or A21 Attenuator/RPP Assembly is not operating correctly. Refer to Section 6 in this manual for troubleshooting and repair information.
5. Disconnect the sensor lead from the RF input to the measuring receiver, and reconnect it to the RF input of the microwave converter. Connect the IF Output from the microwave converter to the RF input of the measuring receiver. See Figure 7-1 for the interconnections.




Figure 7-1. Attenuator Flatness Compensation Test Setup

CAUTION

The Signal Generator, microwave converter, local oscillator, and measuring receiver must remain connected throughout the entire procedure.

6. Program the Local Oscillator to 1300 MHz and 1 dBm. Connect the Local Oscillator RF Output to the Microwave Converter LO input.

CAUTION

Do not program the LO level above 1.0 dBm. Damage to the measuring receiver or microwave converter may result if higher levels are programmed.



7. Set the rear panel CAL|COMP switch to the 1 (on) position. Verify that the CAL and COMP annunciators on the front panel are flashing.

CAUTION

Do not turn the power off while the CAL|COMP switch is set on. The CAL|COMP switch protects the compensation memory from accidental damage.



6. Press to initiate the Attenuator Flatness Compensation Procedure. Verify that the COMP and ATT annunciators are lit.
7. Do the following step a but not b for frequencies below 1300 MHz. Do the following step b but not a for frequencies above 1300 MHz.
 - a. For frequencies below 1300 MHz the microwave converter is not used. Tune the measuring receiver to the displayed frequency and go to step 8.
 - b. For frequencies above 1300 MHz, the microwave converter must be used to tune the measuring receiver. In this case, the external LO mixes with the Signal Generator output to generate a difference frequency which is input to the measuring receiver. For the HP8902, do this as follows:
 1. Press on the HP8902. This clears any previous frequency offset entries.
 2. Press on the HP8902. This enables the frequency offset mode. Note that the f OFS annunciator is lit on the HP8902. Program the LO to the offset frequency, determined by the value of the displayed frequency on the Signal Generator:
 - Below 1900 MHz, offset frequency = displayed frequency + 120.53 MHz
 - Above 1900 MHz, offset frequency = displayed frequency - 120.53 MHz
 3. Enter the offset frequency on the HP8902. Next, enter the displayed Signal Generator frequency on the HP8902. The measuring receiver is now tuned.

COMPENSATION PROCEDURES

8. For the first target level (10 dBm) at the tuned frequency, select the power meter mode of the measuring receiver. Zero the measuring receiver.
9. Use the edit knob to adjust the level until the measuring receiver reading matches the target level.
10. Press STEP  to go to the next measurement target level. For this level (4 dBm) and the following target level (-2 dBm) use the measuring receiver in the power meter mode and repeat the adjustment described in step 8. Note that for levels below 0 dBm, the level reading on the measuring receiver in power meter mode does not respond instantaneously to changes in the Signal Generator level and when finally settled, the receiver may have +0.01 dB jitter.
11. After completing the measurement and adjustment of the 10, 4, and -2 dBm levels, press STEP  to go to the next measurement target level (first of five -14 dBm levels). For this level and all subsequent level measurements at this frequency, the measuring receiver must be operated in tuned RF mode (unless the displayed frequency is less than 2.5 MHz, in which case the remaining level measurements must be made in the power meter mode). This requires that you transfer the calibration across the level bands of the measuring receiver. The measuring receiver indicates a need to do this by lighting a RECAL annunciator; the transfer is accomplished by pressing the CALIBRATE button on the front panel of the measuring receiver. When the transfer is complete, the RECAL annunciator turns off. You should always press CALIBRATE after entering the tuned RF mode, as the RECAL annunciator may not light above 1300 MHz.



NOTE

Details of the measuring receiver recalibration process are beyond the scope of this procedure. Refer to the measuring receiver operator manual for this information.


12. Use the edit knob to adjust the level until the measuring receiver reading matches the target level. Press STEP , and repeat the adjustment for the remaining four -14 dBm target levels.
13. If the displayed frequency is above the break frequency (typically 1700 MHz) level measurements and adjustments must be performed for six additional target levels (-38 dBm, -44 dBm, -50 dBm, and three at -62 dBm). These levels are measured in the tuned RF mode, using the edit knob to adjust the level, and the STEP  to advance the next target level. Again, you should watch for the RECAL annunciator on the measuring receiver, and press the CALIBRATE button when it appears.









NOTE

Above 1300 MHz, the RECAL annunciator may not appear as frequently since the microwave converter outputs a constant IF frequency for all Signal Generator frequencies above 1300 MHz. However, it is advisable that you press the CALIBRATE button whenever you see that level readings do not stabilize within 20 seconds.

14. On some occasions, when attempting measure target power levels that are near the lower end measuring receiver's level band breaks, the measuring receiver may become uncalibrated (UNCAL annunciator is lit). This is usually due to compound effects of losses in the measurement path. To recalibrate the measuring receiver under these circumstances, it is necessary to boost the 6082A target level so that it can be measured in the desired band. To do this, use the edit knob to adjust the level up on the Signal Generator until the UNCAL and the RECAL annunciators go out. Then, use the edit knob to lower the signal level until the RECAL annunciator is lit on the measuring receiver. At this point, perform the measuring receiver recalibration as described in step 12.
15. Repeat steps 7 through 14 until the last step (third -62 dBm target level at frequency of 2100 MHz) has been completed. At this point, pressing the STEP  key causes the message "End" to appear on the display.
16. Press the  key twice to store the data.

NOTE

If the store operation is rejected (flashing "—Sto—"), press  to determine the cause of the rejected entry. Refer to the list of rejected entry error codes in Appendix C. Also refer to "Level Flatness Compensation Limits" and "Level Compensation Data Mixing," earlier in this section.

17. Zero the RF Level Closed-Case Calibration Factor to provide maximum adjustment range. This step may be performed at the beginning of the procedure between steps 5 and 6 if desired. However, doing so may introduce a fixed offset which must be compensated for at every measurement step. To zero the RF Level Calibration Factor:
 - a. Enter    
 - b. Use the edit knob to adjust the calibration factor until it reads 0.00 dB.
 - c. Press  twice to store the new calibration factor.
18. Set the rear panel CAL|COMP switch to the 0 (off) position. Verify that the CAL and COMP annunciators on the front panel are not flashing.
19. Remove the bottom instrument cover and the RF level adjustment access screw labeled A33R20 from the bottom module plate cover.
20. Program    , 350 MHz and +9.0 dBm
21. Tune the measuring receiver to 350 MHz, disable the RF output, select the power meter mode, zero the measuring receiver, then enable the RF output.
22. Adjust RF level adjustment at A33R20 for a reading of exactly +9 dBm on the measuring receiver.
23. Replace the RF level adjustment access screw, and the instrument bottom cover.

Front Panel Attenuator Flatness Compensation Procedure Using Power Meter

7-11.

- Adjustment Range: up to 8.00 dB
- Adjustment Resolution: 0.01 dB
- Target Levels: 10.0 dBm, 4.0 dBm, -2.0 dBm, -14.0 dBm
- Number of Measurement Steps: 8 per frequency (up to 29 frequencies).
- External Equipment: RF Power Meter (HP 436A or equivalent) and Power Sensor (HP 8482A or equivalent)

NOTE

Use of this procedure does not guarantee compliance with the 6082A level accuracy specification over temperature. For the best obtainable results, use the procedure under paragraph 7-9. The following procedure gives good results with much less test equipment and in less time.

The Front Panel Attenuator Flatness Compensation Procedure Using Power Meter is initiated by the following key sequence:

The target RF level is displayed in the MODULATION field, the RF frequency is displayed in the FREQUENCY field and the level adjustment is displayed in the AMPLITUDE field. The frequencies may vary from instrument to instrument.

The RF level is adjusted using the edit knob until the measured level at the RF output matches the target level. This sequence is repeated for each attenuator section (seven attenuators plus the through-path) at up to 29 frequencies.

NOTE

This procedure may take up to 1 hour to perform. Exercise care to ensure that the measured value matches the target value for every measurement step. Failure to do so may result in poor signal generator performance.

The target RF output level displayed in the MODULATION field is determined by the attenuator section being measured. Table 7-4 lists the target levels.

Table 7-3 summarizes the operation of the front panel keys used during the Front Panel Attenuator Flatness Compensation Procedure. All other keys are ignored.

Table 7-4. Attenuator Target Levels (Power Meter Procedure)

ATTENUATOR	TARGET LEVEL
Through-path	10 dBm
6 dB	4 dBm
12 dB	-2 dBm
24a	-14 dBm
24b	-14 dBm
24c	-14 dBm
24d	-14 dBm
24e	-14 dBm

The Signal Generator must be operated at room temperature for at least one hour with the module plate covers in place before performing this procedure. Proceed as follows to execute the Front Panel Attenuator Flatness Compensation Procedure Using Power Meter:

1. Press **SPCL** **0** **1**, then program 1 MHz, +10.0 dBm, and **SPCL** **9** **2** **2**.
2. Zero the power meter and select the power meter calibration factor.
3. Connect the power sensor to the Signal Generator's RF output.
4. Measure the RF level. If it is more than +10.0 dBm ± 0.5 dB, the A31 Output PCA or A21 Attenuator/RPP Assembly is not operating correctly. Refer to Section 6 in this manual for troubleshooting and repair information.
5. Set the rear panel CAL|COMP switch to the 1 (on) position. Verify that the CAL and COMP annunciators on the front panel are flashing.

CAUTION

Do not turn the power off while the CAL|COMP switch is set on. The CAL|COMP switch protects the compensation memory from accidental damage.

6. Press **SPCL** **9** **8** **8** to initiate the Attenuator Flatness Compensation Procedure. Verify that the COMP and ATT annunciators are lit.
7. Disable the RF output, zero the power meter, then enable the RF output.
8. Set the frequency dependent CAL factor on the power meter at each new frequency (target level of 10 dBm).
9. Use the edit knob to adjust the level until the power meter reading matches the target level.
10. Press STEP **▲** to go to the next measurement step.
11. For the first 24-dB attenuator at each frequency (target level of -14 dBm), the power meter must be zeroed.
12. Repeat steps 8 through 11 until the last measurement step (fifth 24-dB attenuator at frequency of 2100 MHz has been measured. At this point, pressing the STEP **▲** key causes the message "End" to be displayed.
13. Press the **STO** key twice to store the data.

NOTE

*If the store operation is rejected (flashing "—Sto—"), press **STATUS** to determine the cause of the rejected entry. Refer to the list of rejected entry error codes in Appendix C. Also refer to "Level Flatness Compensation Limits" and "Level Compensation Data Mixing," earlier in this section.*

COMPENSATION PROCEDURES

14. Zero the RF Level Closed-Case Calibration Factor to provide maximum adjustment range. This step may be performed at the beginning of the procedure between steps 5 and 6 if desired. However, doing so may introduce a fixed offset which must be compensated for at every measurement step. To zero the RF Level Calibration Factor:
 - a. Enter
 - b. Use the edit knob to adjust the calibration factor until it reads 0.00 dB.
 - c. Press twice to store the new calibration factor.
15. Set the rear panel CAL|COMP switch to the 0 (off) position. Verify that the CAL and COMP annunciators on the front panel are not flashing.
16. Remove the bottom instrument cover and the RF level adjustment access screw labeled A33R20 from the bottom module plate cover.
17. Program , 350 MHz and +9.0 dBm.
18. Disable the RF output, zero the power meter, then enable the RF output. Select the power meter calibration factor.
19. Adjust RF level adjustment at A33R20 for a reading of exactly +9 dBm on the power meter.
20. Replace the RF level adjustment access screw, and the instrument bottom cover.

REMOTE LEVEL FLATNESS COMPENSATION PROCEDURES

7-12.

The remote level compensation procedures allow the output and attenuator compensation data to be generated in a totally automated station. The sole function of the controller software is to obtain valid readings from the measurement equipment and convert them into a format understood by the 6082A. It must ensure that every reading is settled and valid before sending it to the 6082A.

Remote Output Compensation Procedure

7-13.

The structure of an output flatness compensation program is outlined in Figure 7-2. A complete listing of a program that runs on a Fluke 1722A controller is in Appendix G.

The programming commands used in a remote output compensation procedure are listed in Table 7-5. Refer to Section 5B in the 6080A/82A Operator Manual for complete syntax descriptions of each command.

The desired output compensation procedure is initiated with the command COMP_OUT, or COMP_OUTDEF. After initializing the power meter, the controller requests the Signal Generator's RF frequency with the command CC_FREQ? and waits for a response. When a response is received, it gets a power meter reading and sends it to the Signal Generator with the command CC_RDPOWER. It remains in the main loop until the Signal Generator returns the end code "9E+09, HZ" in response to the CC_FREQ? command. The main loop is then exited and the data is saved with the CC_SAVE command.

```

initiate the Output Compensation Procedure with "COMP_OUT"
      or the Output with Default Attenuator Procedure with "COMP_OUTDEF"
initialize power meter
zero power meter

MAIN_LOOP:
  request the RF frequency with "CC_FREQ?"

  if( frequency = 9e9) goto DONE

  request the target level with "CC_TARGET?"
  read power meter
  send reading to 6082A with "CC_RDPOWER"

  goto MAIN_LOOP

DONE:
store new data in compensation memory with "CC_SAVE"
end

```

Figure 7-2. Basic Structure of an Output Compensation Program

The controller queries the Signal Generator's RF frequency at each step to synchronize its actions with the Signal Generator and to determine when the procedure is complete. When the Signal Generator receives a reading, it updates its internal settings and does not respond to the next frequency query until it is ready for another reading. This forces the controller to wait for the Signal Generator's output to settle before it is allowed to take another reading.

When the controller receives two consecutive readings within 0.01 dB of the target level, it considers the displayed adjustment value correct and cycles to the next step.

The controller program must ensure that each power meter reading is settled before sending it to the 6082A. In addition, the frequency dependent power meter calibration factor must be applied to every reading. The program listing in Appendix G uses a simple but effective method to obtain valid power meter readings.

The Signal Generator must be operated at room temperature for at least one hour with the module plate covers in place before performing this compensation procedure.

Proceed as follows to execute the Remote Output Compensation Procedure:

1. Press , then program 350 MHz and +9 dBm.
2. Zero the power meter and select the power meter calibration factor.
3. Connect the power meter sensor to the Signal Generator's RF output.
4. Measure the RF level. If it is more than +9.0 dBm \pm 1.0 dB, the A31 Output PCA or A35 Attenuator/RPP Assembly is not operating correctly. Refer to Section 6 in this manual for troubleshooting and repair information.
5. Set the rear panel CAL|COMP switch to the 1 (on) position. Verify that the CAL and COMP annunciators on the front panel are flashing.

CAUTION

Do not turn the power off while the CAL|COMP switch is set on. The CAL|COMP switch protects the compensation memory from accidental damage.

6. Run the controller program.
7. Zero the RF Level Closed-Case Calibration Factor to provide maximum adjustment range. This step may be performed at the beginning of the procedure between steps 5 and 6 if desired. However, doing so may introduce a fixed offset which must be compensated for at every measurement step. To zero the RF Level Calibration Factor:
 - a. Enter
 - b. Use the edit knob to adjust the calibration factor until it reads 0.00 dB.
 - c. Press twice to store the new calibration factor.
8. Set the rear panel CAL|COMP switch to the 0 (off) position. Verify that the CAL and COMP annunciators on the front panel are not flashing.
9. Remove the bottom instrument cover and the RF level adjustment access screw labeled A33R20 from the bottom module plate cover.
10. Press , then program 350 MHz and +9 dBm.
11. Disable the RF output, zero the power meter, then enable the RF output. Select the power meter calibration factor.
12. Adjust RF level adjustment at A33R20 for a reading of exactly +9 dBm on the power meter.
13. Replace the RF level adjustment access screw and the bottom instrument cover.

Remote Attenuator Compensation Procedure

7-14.

The structure of an attenuator flatness compensation program is outlined in Figure 7-3. Complete listings of a program that runs on a Fluke 1722A controller is in Appendix G.

The attenuator compensation procedure is initiated with the command COMP_ATT. After initializing the measuring receiver, the controller requests the Signal Generator's RF frequency with the command CC_FREQ? and waits for a response. When a response is received, it tunes the measuring receiver to the selected frequency, gets a power meter reading and sends it to the Signal Generator with the command CC_RDPOWER. It continues to make measurements in the power meter mode until the first 24-dB attenuator is measured. At or below this level, all readings are made in the tuned RF mode.

```

initiate the Attenuator Compensation Procedure with "COMP_ATT"

initialize measuring receiver
initialize Local Oscillator

MAIN_LOOP:
  request the RF frequency with "CC_FREQ?"
  if( frequency = 9e9) goto DONE

  if (frequency < 1.3e9)
    tune measuring receiver to RF frequency

  if (frequency > 1.3e9)
    calculate offset frequency
    program LO to offset frequency
    enable frequency offset mode on measuring receiver
    program offset frequency on measuring receiver
    program RF frequency on measuring receiver
  endif

  recalibrate measuring receiver if needed

  request the target level with "CC_TARGET?"

  if target level > -14 dBm or frequency < 2.5 MHz
    read measuring receiver in power meter mode
    send reading to 6082A with "CC_RDPOWER"
  endif

  if target level <= -14 dBm and frequency >= 2.5 MHz
    read measuring receiver in tuned RF mode
    send reading to 6082A with "CC_RDPOWER"
  endif

  goto MAIN_LOOP

DONE:
store new data in compensation memory with "CC_SAVE"
end

```

Figure 7-3. Basic Structure of an Attenuator Level Compensation Program

To do this, the controller must query the target level at each step and switch to the tuned RF mode when it detects the transition from the 12-dB attenuator (target level -2 dBm) to the first of the five 24-dB attenuators (target level -14 dBm). The controller must recalibrate the measuring receiver at this transition, and as necessary at lower levels. The sample program performs all calibration transfers before making measurements at the given frequency to avoid conflicts between the target levels and the calibration levels.

The controller proceeds through each of the frequency steps until the controller detects that the 6082A frequency is at or above 1300 MHz. For this and all frequencies greater than 1300 MHz, it must perform the additional steps of calculating an offset frequency, enabling the frequency offset mode of the measuring receiver, programming the offset frequency, and programming the local oscillator to the 6082A frequency minus the offset frequency.

COMPENSATION PROCEDURES

The controller continues with each frequency step until the signal generator returns the end code "9E+09, HZ" in response to the CC_FREQ? command. The main loop is then exited and the data is saved with the CC_SAVE command.

The controller queries the Signal Generator's RF frequency at each step to synchronize its actions with the Signal Generator and to determine when the procedure is complete. When the Signal Generator receives a reading, it updates its internal settings and does not respond to the next frequency query until it is ready for another reading. This forces the controller to wait for the Signal Generator's output to settle before it is allowed to take another reading.

When it receives two consecutive readings within 0.01 dB of the target level, it considers the displayed adjustment value correct and cycles to the next step.

The Signal Generator must be operated at room temperature for at least one hour with the module plate covers in place before performing this compensation procedure.

Proceed as follows to execute the Remote Attenuator Flatness Compensation Procedure:

1. Press , then program 1 MHz, +10.0 dBm, and . Note that the STATUS annunciator is lit. Press , status code 201 (Level Correction Disabled) should be displayed.
2. Turn off the Signal Generator's RF output. Connect the the power sensor to the RF output.
3. Tune the measuring receiver to 1 MHz, select power meter mode, and zero the measuring receiver. Turn the RF output on.
4. Measure the RF level. If it is more than +10.0 dBm \pm 0.5 dB, the A31 Output PCA or A35 Attenuator/RPP Assembly is not operating correctly. Refer to Section 6 in this manual for troubleshooting and repair information.
5. Disconnect the sensor lead from the RF input to the measuring receiver, and reconnect it to the RF input of the microwave converter. Connect the IF Output from the microwave converter to the RF input of the measuring receiver. See Figure 7-1 for details.
6. Program the Local Oscillator to 1300 MHz and 1 dBm. Connect the Local Oscillator RF Output to the Microwave Converter LO input.

CAUTION

Do not program the LO level above 1.0 dBm. Damage to the measuring receiver or microwave converter may result if higher levels are programmed.

7. Set the rear panel CAL|COMP switch to the 1 (on) position. Verify that the CAL and COMP annunciators on the front panel are flashing.

CAUTION

Do not turn the power off while the CAL|COMP switch is set on. The CAL|COMP switch protects the compensation memory from accidental damage.

8. Run the controller program.
9. Zero the RF Level Closed-Case Calibration Factor to provide maximum adjustment range. This step may be performed at the beginning of the procedure between steps 5 and 6 if desired. However, doing so may introduce a fixed offset which must be compensated for at every measurement step. To zero the RF Level Calibration Factor:
 - a. Enter
 - b. Use the edit knob to adjust the calibration factor until it reads 0.00 dB.
 - c. Press twice to store the new calibration factor.
10. Set the rear panel CAL|COMP switch to the 0 (off) position. Verify that the CAL and COMP annunciators on the front panel are not flashing.
11. Remove the bottom instrument cover and the RF level adjustment access screw labeled A33R20 from the bottom module plate cover.
12. Program , 350 MHz and +9.0 dBm
13. Disable the RF output, zero the power meter, then enable the RF output. Select the power meter calibration factor.
14. Adjust RF level adjustment, R20 on the A33 Modulation Control PCA, for a reading of exactly +9 dBm on the power meter.
15. Replace the RF level adjustment access screw, and the instrument bottom cover.

7-15. Remote Attenuator Compensation Procedure Using Power Meter

The basic structure of the attenuator compensation program using a power meter is shown in the program outline in Figure 7-4. A complete listing of a program that runs on a Fluke 1722A controller is in Appendix G.

NOTE

Use of this procedure does not guarantee compliance with the 6082A level accuracy specification over temperature. For the best obtainable results, use the Remote Attenuator Compensation Procedure earlier in this section. The following procedure gives good results with much less test equipment and in less time.

The programming commands used in a remote level flatness compensation procedures are listed in Table 7-5. Refer to Section 5B in the 6080A/82A Operator Manual for complete syntax descriptions of each command.

COMPENSATION PROCEDURES

```

initiate the Attenuator Compensation Procedure with Power Meter
    with "COMP_ATTPMTR"
initialize power meter
zero power meter

MAIN_LOOP:
    request the RF frequency with "CC_FREQ?"

    if( frequency = 9e9) goto DONE

    request the target level with "CC_TARGET?"
    if( measuring 1st 24-dB pad )
        zero power meter

    read power meter
    send reading to 6082A with "CC_RDPOWER"

    goto MAIN_LOOP

DONE:
store new data in compensation memory with "CC_SAVE"
end

```

Figure 7-4. Basic Structure of an Attenuator Level Compensation Program Using Power Meter

Table 7-5. Remote Programming Commands for Level Compensation Procedure

COMMANDS	DESCRIPTION
COMP_ATT	Initiates remote attenuator compensation procedure (Using measuring receiver).
COMP_ATTPMTR	Initiates remote attenuator compensation procedure (Using power meter).
COMP_OUT	Initiates remote output compensation procedure.
COMP_OUTDEF	Initiates remote output with default attenuator data
CC_RDPOWER	Accepts the measured power meter reading and updates its internal settings based on the reading.
CC_TARGET?	Retrieves the target RF level.
CC_FREQ?	Retrieves the current RF output frequency in Hz.
CC_SAVE	Calculates correction factors and save in compensation memory.
CC_EXIT	Exits compensation procedure immediately, discard measured data.
ERROR?	Retrieves earliest value from the error queue.
RFOUT	Enables/disables the Signal Generator RF output.

The attenuator compensation procedure using power meter is initiated with the command `COMP_ATTPMTR`. After initializing the power meter, the controller requests the Signal Generator's RF frequency with the command `CC_FREQ?` and waits for a response. When a response is received, it gets a power meter reading and sends it to the Signal Generator with the command `CC_RDPOWER`. It remains in the main loop until the Signal Generator returns the end code "9E+09, HZ" in response to the `CC_FREQ?` command. The main loop is then exited and the data is saved with the `CC_SAVE` command.

The controller queries the Signal Generator's RF frequency at each step to synchronize its actions with the Signal Generator and to determine when the procedure is complete. When the Signal Generator receives a reading, it updates its internal settings and does not respond to the next frequency query until it is ready for another reading. This forces the controller to wait for the Signal Generator's output to settle before it is allowed to take another reading.

When it receives two consecutive readings within 0.01 dB of the target level, it considers the displayed adjustment value correct and cycles to the next step.

The power meter must be zeroed before the first 24-dB attenuator is measured at each frequency. To do this, the controller must query the target level at each step and zero the power meter when it detects the transition from the 12-dB attenuator (target level -2 dBm) to the first of the five 24-dB attenuators (target level -14 dBm).

The controller program must ensure that each power meter reading is settled before sending it to the 6082A. In addition, the frequency dependent power meter calibration factor must be applied to every reading. The program listing in Appendix G uses a simple but effective method to obtain valid power meter readings.

The Signal Generator must be operated at room temperature for at least one hour with the module plate covers in place before performing this compensation procedure.

Proceed as follows to execute the Remote Attenuator Compensation Procedure Using Power Meter:

1. Press , then program 1 MHz, +10.0 dBm, and .
2. Disable the Signal Generator's RF output and connect the the power sensor to the RF output.
3. Zero the power meter and select the power meter calibration factor. Enable the RF output.
4. Measure the RF level. If it is more than +10.0 dBm \pm 0.5 dB, the A31 Output PCA or A35 Attenuator/RPP Assembly is not operating correctly. Refer to Section 6 in this manual for troubleshooting and repair information.
5. Set the rear panel CAL|COMP switch to the 1 (on) position. Verify that the CAL and COMP annunciators on the front panel are flashing.

COMPENSATION PROCEDURES

CAUTION

Do not turn the power off while the CAL|COMP switch is set on. The CAL|COMP switch protects the compensation memory from accidental damage.

6. Run the controller program
7. Zero the RF Level Closed-Case Calibration Factor to provide maximum adjustment range. This step may be performed at the beginning of the procedure between steps 5 and 6 if desired. However, doing so may introduce a fixed offset which must be compensated for at every measurement step. To zero the RF Level Calibration Factor:
 - a. Enter
 - b. Use the edit knob to adjust the calibration factor until it reads 0.00 dB.
 - c. Press twice to store the new calibration factor.
8. Set the rear panel CAL|COMP switch to the 0 (off) position. Verify that the CAL and COMP annunciators on the front panel are not flashing.
9. Remove the bottom instrument cover and the RF level adjustment access screw labeled A33R20 from the bottom module plate cover.
10. Program , 350 MHz and +9.0 dBm
11. Disable the RF output, zero the power meter, then enable the RF output. Select the power meter calibration factor.
12. Adjust RF level adjustment, R20 on the A33 Modulation Control PCA, for a reading of exactly +9 dBm on the power meter.
13. Replace the RF level adjustment access screw, and the instrument bottom cover.

SUB-SYNTHESIZER COMPENSATION PROCEDURES

7-16.

The Sunsynthesizer Compensation Procedures generate the instrument-specific Sunsynthesizer VCO compensation data. The procedures must be performed following any repair to the A3 Sunsynthesizer VCO PCA that affects the software compensation data.

The procedure involves measuring the slope of the Sunsynthesizer VCO tuning voltage at selected frequencies. The measurement is performed by adjusting the RF frequency until the voltage change measured with an external voltmeter matches the target voltage change. The slope can then be calculated from the known frequency adjustment and voltage change. The compensation DAC values are calculated from the measured slopes and stored in the compensation memory.

Front Panel Sunsynthesizer Compensation Procedure

7-17.

- Number of Measurement Steps: 18
- Target Voltage Change: 0.100V
- External Equipment: 4 ½-Digit Voltmeter (Fluke 8840A or equivalent DVM with a display offset mode).

The Front Panel Sunsynthesizer Compensation Procedure is initiated by the following key sequence:

The target voltage difference of 0.100V is displayed in the MODULATION field. The RF frequency/adjustment is displayed in the FREQUENCY field. The Sunsynthesizer VCO identifier code A3 is displayed in the AMPLITUDE field and the COMP and VCO annunciators are lit to signify that the procedure is in progress.

When performing the procedure, connect the voltmeter to TP27 on the A4 Sunsynthesizer PCA. Use the edit knob to adjust the RF frequency until the measured change in voltage at TP27 matches the target voltage change. The sequence is repeated for all 18 frequencies. This procedure typically takes 15 minutes to perform.

Table 7-6 summarizes the operation of the front panel keys used during the Front Panel Sunsynthesizer Compensation Procedure. All other keys are ignored.

The Signal Generator must be operated at room temperature for at least one hour with the module plate covers in place before performing this compensation procedure. Proceed as follows to execute the Front Panel Sunsynthesizer Compensation Procedure:

1. Set the rear panel CAL|COMP switch to the 1 (on) position. Verify that the CAL and COMP annunciators on the front panel are flashing.








CAUTION




Do not turn the power off while the CAL|COMP switch is set on. The CAL|COMP switch protects the compensation memory from accidental damage.

2. Remove the instrument top cover.
3. Remove the plug button from the access hole labeled A4TP27 on the top side of the upper module plate. Connect the positive voltmeter probe to TP27 and the negative to ground.
4. Select the DC Volts mode of the Voltmeter with autoranging enabled.
5. Press to initiate the Sunsynthesizer compensation procedure. Verify that COMP and VCO annunciators are lit.
6. Zero the voltmeter display by enabling the offset mode.


COMPENSATION PROCEDURES

Table 7-6. Front Panel Controls for Subsynthesizer Compensation Procedure

CONTROLS	FUNCTION AND DESCRIPTION
 	BRIGHT DIGIT EDITING
KNOB	Turn edit knob to increment or decrement the frequency adjustment. Use left/right arrow keys to move the bright digit within the adjustment field.
	RF ON/OFF Toggles the RF output on/off.
	OVERRANGE/UNCAL or REJECTED ENTRY STATUS Normally displays the overrange/uncal status. Displays the rejected entry status code if there is a rejected entry.
	APPLY ESTIMATED FREQUENCY ADJUSTMENT Programs a calculated frequency adjustment that will closely approximate the final adjustment for the current step.
	STORE MEASURED DATA Press key once, the prompt "Sto ?" is displayed. Press key again to store the data. "-- Sto --" is displayed for about 5 seconds until the store operation is complete. Attempts to store the data before all steps have been measured will be rejected with error code 92. Press any other key to cancel the store operation and resume the procedure.
CAUTION	
Do not turn the power off or change the CAL COMP switch until the store operation is complete. Doing so could damage the contents of the compensation memory.	
	ABORT THE PROCEDURE Press the key once, the prompt "Clr ?" is displayed. Press the key again to abort the procedure. "-- Clr --" is displayed to confirm the selection. All measured data is discarded and the previous instrument state is restored. Press any other key to resume the procedure.

7. Press  to program an estimated frequency adjustment.
8. Adjust the RF frequency using the edit knob until the voltmeter displays a 0.100 V offset.
9. Press STEP  to go to the next step.
10. Repeat steps 6 through 9 until the last measurement step has been completed at 320 MHz.
11. Press the  key twice to store the data.

NOTE

If the store operation is rejected (flashing "--Sto--"), press  to determine the cause of the rejected entry. Refer to the list of rejected entry error codes in Appendix C.

12. Set the rear panel CAL|COMP switch to the 0 (off) position. Verify that the CAL and COMP annunciators on the front panel are not flashing.
13. Install the plug button for the TP27 access hole, and install the instrument top cover.

Remote Sunsynthesizer Compensation Procedure

7-18.

The following paragraphs describe the remote Sunsynthesizer Compensation Procedure. It describes the remote commands used in the procedure and the elements required to build a functioning controller program.

The basic structure of the Sunsynthesizer Compensation Program is shown in Figure 7-5. A complete listing of a program that runs on a Fluke 1722A controller is in Appendix G.

```

initiate the Sunsynthesizer Compensation Procedure with COMP_SUBSYN
initialize voltmeter

MAIN_LOOP:
  request the RF frequency with CC_FREQ?

  if( frequency = 9e9) goto DONE

  read voltmeter
  send reading to 6082A with CC_RDDVM
  goto MAIN_LOOP

DONE:
  store new data in compensation memory with CC_SAVE
end

```

Figure 7-5. Basic Structure of Sunsynthesizer Compensation Program

The procedure is initiated by the command COMP_SUBSYN. The controller requests the Signal Generator's RF frequency with the command CC_FREQ? and waits for a response. When a response is received, it obtains a voltmeter reading and sends it to the 6082A with the command CC_RDDVM. It remains in the main loop until the 6082A returns the end code "9E+09,HZ" in response to the CC_FREQ? command. The main loop is then exited and the data is saved with the CC_SAVE command.

Each time the 6082A receives a reading from the controller, it adjusts its internal settings and programs the new RF frequency. When it receives two consecutive readings within 0.001V of the target voltage change (0.100V) it considers the displayed adjustment value correct and cycles to the next step.

The controller program must ensure that each voltmeter reading is settled before sending it to the 6082A. The program listing in Appendix G uses a simple but effective method to obtain valid voltmeter readings.

NOTE

The rear panel CAL|COMP switch must be set to the 1 (on) position before initiating the compensation procedure.

The programming commands used in a remote Sunsynthesizer Compensation Procedure are listed in Table 7-7. See the Operator Manual for complete syntax descriptions of each command.

Table 7-7. Remote Programming Commands for Subsynthesizer Comp Procedure

COMMANDS	DESCRIPTION
COMP_SUBSYN	Initiates the remote Subsynthesizer compensation procedure
CC_RDDVM	Sends the voltmeter reading to the 6080A
CC_FREQ?	Requests the current RF frequency
CC_TARGET?	Requests the target value
CC_SAVE	Saves the measured data
CC_EXIT	Aborts the compensation procedure immediately
ERROR?	Requests the rejected entry status

COARSE LOOP COMPENSATION PROCEDURES

7-19.

The coarse loop compensation procedures generate the instrument-specific compensation data for the A5 Coarse Loop VCO PCA. The procedures must be performed following a module replacement or repair that affects the coarse loop VCO compensation data.

The procedures can be initiated from the front panel or remotely through the IEEE-488 interface. Once initiated, they require no user interaction and need no external measurement equipment. Upon successful completion, the new data is automatically stored in the compensation memory on the A13 Controller PCA. The procedures can be performed in approximately 5 minutes.

The coarse frequency synthesis loop is programmable from 576 MHz to 960 MHz in 8-MHz steps. There is a unique steering DAC and compensation DAC value for each of the 49 steps. The coarse loop compensation procedure generates the steering DAC and compensation DAC values for the entire frequency range.

Front Panel Coarse Loop Compensation Procedure

7-20.

Refer to Table 7-8 for a description of front panel controls used in for coarse loop compensation procedures. The front panel coarse loop compensation procedure is initiated by the following key sequence: .

The COMP and VCO annunciators are lit and the coarse loop VCO PCA identifier A5 is displayed in the frequency field to signify that the coarse loop compensation procedure is in progress. Table 7-8 shows all of the active controls and describes their function while performing the procedure.

Table 7-8. Front Panel Controls for Coarse Loop Compensation Procedure

CONTROLS	FUNCTION AND DESCRIPTION
<div style="border: 1px solid black; padding: 2px; width: fit-content; margin: 5px auto;">CLR LCL</div>	<p>Pause/Abort the procedure</p> <p>Press once; the procedure is paused and the prompt "Clr ?" is displayed.</p> <p>Press again to abort the procedure. "-- Clr --" is displayed to confirm the selection. All measured data is discarded, and the previous instrument state is restored.</p> <p>Press any other key to resume the procedure.</p>

A 30 second countdown timer is displayed while the coarse loop VCO circuitry thermally stabilizes. This warmup delay is also inserted at the beginning of the second and third VCO bands.

Next, the initial coarse loop frequency of 576 MHz is programmed and is displayed. The software determines the optimal DAC values for the frequency using an iterative search algorithm. The process is repeated every 8 MHz until the entire frequency range has been measured. Upon completion, the message "-- Sto --" is displayed and the measured data is loaded into the compensation memory.

If the correct DAC value for any step cannot be found, the procedure is exited immediately and the coarse loop frequency where the problem was encountered is flashed in the FREQUENCY display field.

The Signal Generator must be operated at room temperature for at least one hour with the module plate covers in place before performing this compensation procedure. Proceed as follows to execute the front panel coarse loop compensation procedure:

1. Set the rear panel CAL|COMP switch to the 1 (on) position.

CAUTION

Do not turn the power off or change the CAL|COMP switch until the store operation is complete. Doing so could damage the contents of the compensation memory.

2. Enter SPCL 9 7 1 to initiate the procedure.
3. Wait for the procedure to complete.
4. Set the rear panel CAL|COMP switch to the 0 (off) position.

Remote Coarse Loop Compensation Procedure

7-21.

The remote coarse loop compensation procedure is identical to the front panel procedure with the exception that it is initiated by the remote command COMP_COARSE rather than by Special Function.

The program listing in Figure G-7 in Appendix G illustrates how to initiate the procedure and how to use the *OPC? command to make the controller wait until the procedure is complete.

COMPENSATION PROCEDURES

If the correct DAC value for any step cannot be found, the procedure is exited immediately and the coarse loop frequency where the problem was encountered is flashed in the FREQUENCY display field. The error code and frequency can also be interrogated through the remote interface at a later time with the command CC_ERRFREQ?. The error frequency information is retained until the instrument is powered down.

The commands used in the remote coarse loop compensation procedure are listed in Table 7-9. See Section 5B in the Operator Manual for complete syntax descriptions of each command.

Table 7-9. Remote Programming Commands for Coarse Loop Compensation Procedure

COMMANDS	FUNCTION AND DESCRIPTION
COMP_COARSE	Initiates the remote coarse loop compensation procedure.
CC_EXIT	Exits the compensation procedure immediately.
CC_ERRFREQ?	Reports the most recent coarse loop or sum loop compensation procedure error code and the frequency where the error occurred.
ERROR?	Requests the rejected entry status.

SUM LOOP COMPENSATION PROCEDURES

7-22.

The sum loop compensation procedures generate the instrument-specific compensation data for the A9 Sum Loop VCO PCA. The procedures must be performed following a module replacement or repair that affects the sum loop VCO compensation data.

The procedures can be initiated from the front panel or remotely through the IEEE-488 interface. Once initiated, they require no user interaction and need no external measurement equipment. Upon successful completion, the new data is automatically stored in the compensation memory on the A13 Controller PCA. The procedures can be performed in approximately 5 minutes.

The sum loop frequency range is from 480 MHz to 1056 MHz. There is a unique steering DAC and compensation DAC value every 1 MHz. The sum loop compensation procedure generates the steering DAC and compensation DAC values for the entire frequency range.

Front Panel Sum Loop Compensation Procedure

7-22.

The front panel sum loop compensation procedure is initiated by the following key sequence:

The COMP and VCO annunciators are lit and the sum loop VCO PCA identifier A9 is displayed in the amplitude field to signify that the Sum Loop Compensation Procedure is in progress. Table 7-10 shows all of the active controls and describes their function while performing the procedure.

A 30 second countdown timer is displayed while the sum loop VCO circuitry thermally stabilizes. This warmup delay is also inserted at the beginning of the other three VCO bands.

Table 7-10. Front Panel Controls for Sum Loop Compensation Procedure

CONTROLS	FUNCTION AND DESCRIPTION
<div style="border: 1px solid black; padding: 2px; display: inline-block;">CLR LCL</div>	Pause/Abort the procedure Press once; the procedure is paused and the prompt "Clr ?" is displayed. Press again to abort the procedure. "-- Clr --" is displayed to confirm the selection. All measured data is discarded, and the previous instrument state is restored. Press any other key to resume the procedure.

Next, the initial sum loop frequency of 480 MHz is programmed and is displayed. The software determines the optimal DAC values for the frequency using an iterative search algorithm. The process is repeated every 5 MHz until the entire frequency range has been measured. Upon completion, the measured DAC values are interpolated to 1 MHz steps, the message "-- Sto --" is displayed and the measured data is loaded into the compensation memory.

If the correct DAC value for any step cannot be found, the procedure is exited immediately and the sum loop frequency where the problem was encountered is flashed in the FREQUENCY display field.

The Signal Generator must be operated at room temperature for at least one hour with the module plate covers in place before performing this compensation procedure.

Proceed as follows to execute the front panel sum loop compensation procedure:

1. Set the rear panel CAL|COMP switch to the 1 (on) position.

CAUTION

Do not turn the power off or change the CAL|COMP switch until the store operation is complete. Doing so could damage the contents of the compensation memory.

2. Enter SPL 9 7 2 to initiate the procedure.
3. Wait for the procedure to complete.
4. Set the rear panel CAL|COMP switch to the 0 (off) position.

Remote Sum Loop Compensation Procedure

7-24.

The Remote Sum Loop Compensation Procedure is identical to the front panel procedure except that it is initiated by the remote command COMP_SUM rather than by Special Function. A program listing in Appendix G illustrates how to initiate the procedure and how to use the *OPC? command to make the controller wait until the procedure is complete.

If the correct DAC value for any step cannot be found, the procedure is exited immediately and the sum loop frequency where the problem was encountered is flashed in the FREQUENCY display field. The error code and frequency can also be interrogated through the remote interface at a later time with the command CC_ERRFREQ?. The error frequency information is retained until the instrument is powered down.

COMPENSATION PROCEDURES

The commands used in the remote sum loop compensation procedure are listed in Table 7-11. Refer to Section 5B in the 6080A/82A Operator Manual for complete syntax descriptions of each command.

Table 7-11. Remote Programming Commands for Sum Loop Compensation Procedure

COMMANDS	FUNCTION AND DESCRIPTION
COMP_SUM	Initiates the remote sum loop compensation procedure.
CC_EXIT	Exits the compensation procedure immediately.
CC_ERRFREQ?	Reports the most recent sum loop or coarse loop compensation procedure error code and the frequency where the error occurred.
ERROR?	Requests the rejected entry status.

Section 8

List of Replaceable Parts

TABLE OF CONTENTS

ASSEMBLY NAME	DRAWING NO.	TABLE NO.	PAGE NO.	FIGURE NO.	PAGE NO.
6082A Final Assembly	6082A T&B	8-1	8-5	8-1	8-8
A1 Display PCA	6082A-7650	8-2	8-20	8-2	8-21
A2 Coarse Loop PCA	6082A-7660	8-3	8-22	8-3	8-26
A3 Subsynthesizer VCO PCA	6082A-7661	8-4	8-27	8-4	8-28
A4 Subsynthesizer PCA	6082A-7662	8-5	8-29	8-5	8-32
A5 Coarse Loop VCO PCA	6082A-7663	8-6	8-33	8-6	8-34
A6 Mod Oscillator PCA	6082A-7667	8-7	8-35	8-7	8-36
A9 Sum Loop VCO PCA	6082A-7641	8-8	8-37	8-8	8-38
A12 Sum Loop PCA	6082A-7642	8-9	8-39	8-9	8-42
A13 Controller PCA	6082A-7643	8-10	8-43	8-10	8-45
A14 FM PCA	6082A-7645	8-11	8-46	8-11	8-50
A15 Power Supply PCA	6082A-7670	8-12	8-51	8-12	8-53
A16 IEEE-488 Connector PCA	6082A-7671	8-13	8-54	8-13	8-54
A19 Switch PCA	6082A-7651	8-14	8-55	8-14	8-55
A22 Delay Line Assembly	6082A-7666	8-15	8-56	8-15	8-57
A31 Output PCA	6082A-7680	8-16	8-59	8-16	8-63
A32 Premodulator PCA	6082A-7686	8-17	8-64	8-17	8-67
A33 Modulation Control PCA	6082A-7688	8-18	8-68	8-18	8-71
A35 Attenuator/RPP Assembly	6082A-7638	8-19	8-72	8-19	8-72
A7 Relay Driver PCA	6082A-7632	8-20	8-73	8-20	8-74
A34 Attenuator PCA	6082A-4038	8-21	8-75	8-21	8-76

INTRODUCTION

8-1.

Section 8 contains an illustrated list of replaceable parts for the 6082A Synthesized RF Signal Generator. Parts are listed by assembly, alphabetized by reference designator. Each assembly is accompanied by an illustration showing the location of each part and its reference designator. The parts lists include the following information:

- The reference designator of the part.
- An indication if the part is subject to damage by static discharge.
- A description of the part.
- The stock number of the part.
- The manufacturer's supply code (that is, the CAGE code) of the maker of the part (a code-to-name list is provided at the end of this section).
- The manufacturer's part number or generic type of the part.
- The total quantity of components per assembly.
- Any special notes (i.e., factory-selected part).

CAUTION

Parts labeled with an asterisk () in the 'S' column are subject to damage by static discharge.*

HOW TO OBTAIN PARTS

8-2.

Electrical components may be ordered directly from the manufacturer by using the manufacturer's part number, or from Giga-tronics Inc. (or its authorized representative) by using the stock number shown in the parts list. A list of federal supply codes is provided at the end of this section.

To ensure prompt and efficient handling of your order, include the following information:

- Stock number (six-digit part number).
- Description.
- Reference designator (e.g., R112).
- Quantity.
- Part Number and revision level of the assembly containing the part.
- Price information is available from Giga-tronics Inc. or its representative.

LIST OF REPLACEABLE PARTS

MANUAL STATUS INFORMATION

8-3.

The first table in this section lists the revision levels for the printed circuit assemblies that are documented in this manual. Revision levels are printed on the component side of each PCA.

SERVICE CENTERS

8-4.

A list of technical service centers is provided at the end of this section.

LIST OF REPLACEABLE PARTS

Table 8-1. 6082A Final Assembly
(See Figure 8-1.)

REFERENCE DESIGNATOR	FLUKE STOCK NO	MFRS SPLY CODE	MANUFACTURERS PART NUMBER OR GENERIC TYPE	TOT QTY	N O T -E
-A>-NUMERIC->	S-----	DESCRIPTION-----			
A00					
A 1		* DISPLAY PCA	882068 89536 882068	1	
A 2		* COARSE LOOP PCA	882071 89536 882071	1	
A 3		* SUBSYNTHESIZER VCO PCA	882076 89536 882076	1	
A 4		* SUBSYNTHESIZER PCA	882084 89536 882084	1	
A 5		COARSE LOOP VCO PCA	882089 89536 882089	1	
A 6		* MOD OSCILLATOR PCA	882097 89536 882097	1	
A 9		SUM LOOP VCO PCA	882035 89536 882035	1	
A 12		* SUM LOOP PCA	882043 89536 882043	1	
A 13		* CONTROLLER PCA	882048 89536 882048	1	
A 14		* FM PCA	882050 89536 882050	1	
A 15		* POWER SUPPLY PCA	882100 89536 882100	1	
A 16		* IEEE-488 CONNECTOR PCA	868872 89536 868872	1	
A 19		* SWITCH PCA	860858 89536 860858	1	
A 22		DELAY LINE ASSEMBLY	860887 89536 860887	1	
A 31		OUTPUT PCA	882113 89536 882113	1	
A 32		PREMODULATOR PCA	882118 89536 882118	1	
A 33		MODULATION CONTROL PCA	882121 89536 882121	1	
A 35		ATTENUATOR/RPP ASSEMBLY	882027 89536 882027	1	
MP 1		CORD, LINE, 5-15/IEC, 3-18AWG, SVT	284174 70903 17239	1	
TM 1		6082A SERVICE MANUAL	881888 89536 881888	1	
TM 2		6080A/6082A OPERATORS MANUAL	861034 89536 861034	1	
TM 3		6080A/6082A PROGRAMMING GUIDE	882147 89536 882147	1	
TM 4		6080A/6082A OPERATOR REFERENCE GUIDE	882154 89536 882154	1	
A42					
C 1, 2		CAP, CER, 1000PF, +-5%, 50V, COG	528539 04222 SR215A102JAT	2	
C 3		CAP, CER, 3300PF, +-5%, 50V, COG	528554 04222 SR215A332JAA	1	
H 1, 6, 7,		SCREW, PH, P, MAG, SS, LOCK, 6-32, .281	772236 COMMERCIAL	85	
H 9- 12, 16-			772236		
H 19, 101-104,			772236		
H 201-216, 301-			772236		
H 310, 401, 402,			772236		
H 501-514, 602-			772236		
H 604, 606-612,			772236		
H 614-623, 801-			772236		
H 808			772236		
H 601, 613		SPACER, HEX, SS, MALE-FEMALE, 6-32, .625	875737 55566 4536632SS20MOD NYLPATCH 2	2	
H 701-704		SCREW, PH, P, SS, LOCK, 6-32, .750	376822 COMMERCIAL	4	
H 901-929, 937-		SCREW, PH, P, MAG, SS, LOCK, 6-32, 1.00	867155 COMMERCIAL	37	
H 944			867155		
H 933-936		WASHER, SPRING, STL, .138, .281, .020	571968 COMMERCIAL	4	
H 950-953		SCREW, PH, P, MAG, SS, LOCK, 6-32, .500	853986 COMMERCIAL	4	
MP 1		BARRIER, OUTPUT BOARD, PLATED	868930 89536 868930	1	
MP 3		PULSE LID, PLATED	882543 89536 882543	1	
MP 4		SUM LOOP LID, PLATED	860957 89536 860957	1	
MP 5- 21		AIDE, PCB PULL	541730 89536 541730	17	
MP 23, 24		CLAMP, CABLE, SELF-ADHES, 1.00X.88X.055	513606 06915 CFCC-8	2	
MP 53- 55		CABLE ACCESSORY, CLAMP, ADHESIVE, NYLON	838300 06915 MWSSEB-1-01A	3	
MP 56		BARRIER, 9-LAYER FILTER, PLATED	812529 89536 812529	1	
MP 57		PIN, SINGLE, SPRING, PYRAMID, .077, 3.8 OZ	886721 5T512 SS-1-3.8	1	
MP 58		SOCKET, SINGLE, PWB, FOR .054 PIN	886804 5T512 R-SS100-NT	1	
MP 100		* OUTPUT MODULE, FILTER ASSY	881904 89536 881904	1	
MP 101		GASKET, SHIELDING, MONEL MESH, CIRCULAR	720664 53217 20-11101	23	
MP 102		GASKET, SHIELDING, CONDUCTIVE SILICONE	867309 18565 19-09-B363-1350	1	
MP 103		GROUND STRIP, BECU, SPRING FINGERS	811661 34641 97-520-08	17	
MP 104		GROUND STRIP, BECU, SPRING FINGER	756445 34641 97-500-08	5	
W 32, 35		CABLE ASSY, 10-CKT RIBBON JUMPER	860747 89536 860747	2	
W 33		CABLE ASSY, OUTPUT-MOD CONTROL	860739 89536 860739	1	
W 34		CABLE ASSY. PREMOD-MOD CTRL	860754 89536 860754	1	
A50					
H 1, 41, 42		SCREW, PH, P, MAG, SS, LOCK, 6-32, .281	772236 COMMERCIAL	3	
H 2- 36		SCREW, TH, P, STL, LOCK, 4-40, .187	854658 COMMERCIAL	35	
H 37- 40		SCREW, CAP, SCKT, SS, 8-32, .375	295105 COMMERCIAL	4	
J 1		ADAPTER, COAX, SMA (M), N (M)	516963 21845 SF1132-6002	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS

Table 8-1. 6082A Final Assembly (cont.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T
-A>-NUMERICS--> S	NO	CODE	OR GENERIC TYPE	QTY	E
L 1	493551	54583	H5C2-T20-7.5-14.5	1	
MP 1, 2	861161	89536	861161	2	
MP 3	172080	06383	SST-1M	1	
MP 5	657718	60204	657718	1	
MP 6	764548	0A5E9	764548	1	
MP 7 *	812818	89536	812818	1	
MP 8	861174	89536	861174	1	
MP 9	868794	89536	868794	1	
MP 10	861026	89536	861026	1	
MP 13	775338	89536	775338	1	
MP 15	842849	89536	842849	1	
MP 16	860643	89536	860643	1	
MP 18	860960	89536	860960	1	
MP 19, 20	657601	89536	657601	2	
MP 43- 53	147645	89536	147645	11	
S 1	812743	89536	812743	1	
S 2	812750	89536	812750	1	
S 3	812768	89536	812768	1	
A60					
C 1	528539	04222	SR215A102JAT	1	
H 1- 41,101,	772236		COMMERCIAL	77	
H 102,201-221,	772236				
H 301-303,501-	772236				
H 503,701-707	772236				
H 42, 43	376822		COMMERCIAL	2	
H 903-905	571968		COMMERCIAL	3	
MP 1- 13	541730	89536	541730	13	
MP 19, 20	861047	89536	861047	2	
MP 57, 58	407908	06383	ABMM-A-C	2	
MP 62	868799	22670	868799	1	
MP 63, 64	867804	18565	60-12-D391-1674	2	
MP 65	861109	89536	861109	1	
R 1	381954	59124	CF1-4 OR51 J B	1	
A70					
B 1	864967	89536	864967	1	
F 1	109173	71400	AGC-2	1	
H 1- 8	152140		COMMERCIAL	8	
H 14, 15	854658		COMMERCIAL	2	
H 16- 19	333989	86928	5600-8-32	4	
H 20- 23	306308	10059	22NTM-82	4	
H 24- 27	542761		COMMERCIAL	4	
H 28- 31	800441		COMMERCIAL	4	
H 36- 39	295105		COMMERCIAL	4	
H 40- 47	176743		COMMERCIAL	8	
H 48- 50	110841	72962	22NTM-62	3	
H 51, 52	854810	55566	854810	2	
H 53, 54	854737	05791	LT43026	2	
H 55, 56	853296		COMMERCIAL	2	
H 57, 58	240820	86928	5622-25-7	2	
H 59- 63	853986		COMMERCIAL	5	
MP 2	868781	89536	868781	1	
MP 6	860598	89536	860598	1	
MP 7	860601	89536	860601	1	
MP 8	860606	89536	860606	1	
MP 9	861005	50472	861005	1	
MP 10, 11	100974	06915	N8B	2	
MP 12, 13	657601	89536	657601	2	
MP 14, 15	861161	89536	861161	2	
MP 16, 17	860593	89536	860593	2	
MP 18- 21	854083	1L965	J17736-21	4	
MP 22- 25	861166	89536	861166	4	
MP 26- 29	855036	1L965	Y-31124-4-1	4	
MP 34	172080	06383	SST-1M	1	
MP 35	854773	91247	DO-9510/3 ZINC CHROMATE	1	
T 1	861141	89536	861141	1	
W 6	861067	89536	861067	1	
W 7	861070	89536	861070	1	
W 11	860788	89536	860788	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS


Table 8-1. 6082A Final Assembly (cont.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT T	N O T
-A->-NUMERICS-----S-----	DESCRIPTION-----	--NO--	--OR GENERIC TYPE----	QTY-	-E-
A82					
H 1	SCREW, TH, P, SS, 6-32, .312	335174	COMMERCIAL	1	
H 2- 21	SCREW, FH, P, STL, LOCK, 8-32, .375	114116	COMMERCIAL	20	
H 22- 41	SCREW, FHU, P, SS, LOCK, 6-32, .250	320093	COMMERCIAL	20	
H 42- 57	SCREW, PH, P, STL, LOCK, 4-40, .187	820779	COMMERCIAL	16	
H 58, 59	SCREW, PH, P, MAG, SS, LOCK, 6-32, .281	772236	COMMERCIAL	2	
H 65	SCREW, SHLDR, TH, SL, STL, 8-32, .437	855218	COMMERCIAL	1	
H 310, 311, 401-431, 460-491, 601-604	SCREW, PH, P, MAG, SS, LOCK, 6-32, .375	783225	COMMERCIAL	116	
H 321-331		783225			
H 437-441, 448, 449	SCREW, PH, P, SS, LOCK, 6-32, .750	376822	COMMERCIAL	11	
H 453-456, 652-660, 904-911	SCREW, PH, P, STL, LOCK, 10-32, .250	218941	COMMERCIAL	7	
H 449		218941			
H 453-456, 652-660, 904-911	SCREW, PH, P, SS, LOCK, 8-32, .375	559054	COMMERCIAL	21	
MP 1	CORD, LINE, 5-15/IEC, 3-18AWG, SVT	284174	70903 17239	1	
MP 2, 97	LABEL, ADHES, VINYL, BAR CODE, 1.500, .312	844712	22670 844712	2	
MP 3	SPRING, DAMPER, 12.50 IN	852160	55787 852160	1	
MP 5	DECAL, CAL	861158	22670 861158	1	
MP 9	COVER, GRAY #3 TOP	881966	89536 881966	1	
MP 10	COVER, GRAY #3 BOTTOM	881917	89536 881917	1	
MP 11	CHASSIS SIDE, RIGHT	842799	89536 842799	1	
MP 12	CHASSIS SIDE, LEFT	842802	89536 842802	1	
MP 13	HINGE, LEFT	860580	89536 860580	1	
MP 14	DECAL, FRONT PANEL	861120	89536 861120	1	
MP 16, 21, 22, 35- 41, 68	METAL PART, STAMPED, HOLE PLUG, .500	101774	18310 790-3008	11	
MP 17		101774			
MP 17	OUTPUT COVER, PLATED	882659	89536 882659	1	
MP 18	CONTROLLER COVER, PLATED	860940	89536 860940	1	
MP 19	COARSE LOOP COVER, PLATED	860973	89536 860973	1	
MP 20	SUBSYNTH COVER, PLATED	860978	89536 860978	1	
MP 25- 28	DECAL, CORNER HANDLE	861146	22670 861146	4	
MP 29, 30	SIDE TRIM	861042	89536 861042	2	
MP 31- 34	BOTTOM FOOT, MOLDED	868786	89536 868786	4	
MP 46- 50	CABLE ACCESS, TIE, 4.00L, .10W, .75 DIA	172080	06383 SST-1M	5	
MP 60, 61	DECAL, SIDE TRIM	861153	22670 861153	2	
MP 63	DECAL, MODULE WARNING	868799	22670 868799	1	
MP 64, 65	CONN ACC, COAX, BNC, CAP	478982	00779 1-330022-2	2	
MP 66, 67	CABLE TIE, CLAMP, 8"L, 1.75 DIA, #10SCREW	104638	06383 SSC25-S10	2	
MP 69- 79	METAL PART, STAMPED, HOLE PLUG, .250	101766	18310 790.3002	11	
MP 83	DESICCANT, ACTIVATED, BAGGED, 8 UNITS	309690	6E283 309690	1	
MP 90- 92	RECORDING DISKETTE, MAGNETIC, 40 TRACKS	501197	89536 501197	3	
MP 93- 95	DECAL, DATA DISK	535294	89536 535294	3	
MP 96	OPERATION DECAL	860911	89536 860911	1	
MP 98	HINGE, RIGHT	860585	89536 860585	1	
MP 99	LENS DECAL	882555	89536 882555	1	
MP 105	GASKET, SHIELDING, MONEL MESH	520320	53217 20-90190	6	
W 1	CABLE ASSY, SR, RF OUTPUT	860924	00779 860924	1	
W 14	CABLE ASSY, RF, SEMI-SEMIRIGID	860721	89536 860721	1	
W 16	CABLE ASSY, SYNTHESIZER-CTRLR	860770	89536 860770	1	
W 17	CABLE ASSEMBLY, CONTROLLER-IEEE	860791	89536 860791	1	
W 18	CABLE ASSY, DISPLAY-CTRLR #1	860759	89536 860759	1	
W 19	CABLE ASSY, RELAY DRIVER	860734	89536 860734	1	
W 20	CABLE ASSY, FRONT PANEL POWER	860762	89536 860762	1	
W 22	CABLE ASSY, CTRLR POWER	860742	89536 860742	1	
W 23	CABLE ASSY, SYNTHESIZER POWER	860775	89536 860775	1	
W 36	CABLE ASSY, DISPLAY-CTRLR #2	860767	89536 860767	1	
W 37	RF INTERCONNECT HARNESS	860726	89536 860726	1	

An * in 'S' column indicates a static-sensitive part.

NOTE 1 = Module includes A22 (Delay Line Assembly), filters and hardware.


LIST OF REPLACEABLE PARTS




THE ITEMS SHOWN ON
THIS SHEET ARE LISTED
UNDER THE A82 DIVISION
OF TABLE 8-1 UNLESS
OTHERWISE SPECIFIED.

6082A T&B

Figure 8-1. Final Assembly



TOP COVER




BOTTOM COVER

THE ITEMS SHOWN ON
THIS SHEET ARE LISTED
UNDER THE A82 DIVISION
OF TABLE 8-1 UNLESS
OTHERWISE SPECIFIED.

6082A T&B

Figure 8-1. Final Assembly (cont)

LIST OF REPLACEABLE PARTS




OUTPUT SIDE OF OUTPUT MODULE

THE ITEMS SHOWN ON THIS SHEET ARE LISTED UNDER THE A82 DIVISION OF TABLE 8-1 UNLESS OTHERWISE SPECIFIED.

6082A T&B

Figure 8-1. Final Assembly (cont)

LIST OF REPLACEABLE PARTS




CONTROLLER SIDE OF OUTPUT MODULE

THE ITEMS SHOWN ON
THIS SHEET ARE LISTED
UNDER THE A82 DIVISION
OF TABLE 8-1 UNLESS
OTHERWISE SPECIFIED.

6082A T&B

Figure 8-1. Final Assembly (cont)

LIST OF REPLACEABLE PARTS




SUBSYNTHESIZER SIDE OF SYNTHESIZER MODULE

THE ITEMS SHOWN ON
THIS SHEET ARE LISTED
UNDER THE A82 DIVISION
OF TABLE 8-1 UNLESS
OTHERWISE SPECIFIED.

6082A T&B

Figure 8-1. Final Assembly (cont)




COARSE LOOP SIDE OF SYNTHESIZER MODULE

THE ITEMS SHOWN ON
THIS SHEET ARE LISTED
UNDER THE A82 DIVISION
OF TABLE 8-1 UNLESS
OTHERWISE SPECIFIED.

6082A T&B

Figure 8-1. Final Assembly (cont)

LIST OF REPLACEABLE PARTS




THE ITEMS SHOWN ON THIS SHEET ARE LISTED UNDER THE A42 DIVISION OF TABLE 8-1 UNLESS OTHERWISE SPECIFIED.

A42 OUTPUT MODULE

6082A T&B

Figure 8-1. Final Assembly (cont)




THE ITEMS SHOWN ON THIS SHEET ARE LISTED UNDER THE A42 DIVISION OF TABLE 8-1 UNLESS OTHERWISE SPECIFIED.

A42 OUTPUT MODULE

6082A T&B

Figure 8-1. Final Assembly (cont)

LIST OF REPLACEABLE PARTS




THE ITEMS SHOWN ON THIS SHEET ARE LISTED UNDER THE A50 DIVISION OF TABLE 8-1 UNLESS OTHERWISE SPECIFIED.

6082A T&B

Figure 8-1. Final Assembly (cont)

LIST OF REPLACEABLE PARTS



COARSE LOOP SIDE


THE ITEMS SHOWN ON THIS SHEET ARE LISTED UNDER THE A60 DIVISION OF TABLE 8-1 UNLESS OTHERWISE SPECIFIED.

A60 SYNTHESIZER MODULE

6082A T&B

Figure 8-1. Final Assembly (cont)

LIST OF REPLACEABLE PARTS



THE ITEMS SHOWN ON THIS SHEET ARE LISTED UNDER THE A60 DIVISION OF TABLE 8-1 UNLESS OTHERWISE SPECIFIED.

A60 SYNTHESIZER MODULE

6080A T&B

Figure 8-1. Final Assembly (cont)

LIST OF REPLACEABLE PARTS





Figure 8-1. Final Assembly (cont)

LIST OF REPLACEABLE PARTS

Table 8-2. A1 Display PCA
(See Figure 8-2.)

REFERENCE DESIGNATOR	DESCRIPTION	FLUKE STOCK NO	MFRS SPLY CODE	MANUFACTURERS PART NUMBER OR GENERIC TYPE	TOT QTY	N O T E
C 1	CAP, TA, 4.7UF, +-20%, 50V	832675	56289	199D475X0050DG2	1	
C 2	CAP, TA, 10UF, +-20%, 25V	714774	56289	199D106X0025CG2	1	
C 3- 6, 8- 12, 14, 16- 25	CAP, POLYES, 0.1UF, +-20%, 50V	837526	40402	MKT1823 104 05 6	20	
C 7	CAP, CER, 1000PF, +-20%, 100V, X7R	837526				
CR 1	LED, YELLOW, T1, 24 MCD	816181	04222	SRO71C102MAATRIA	1	
DS 1	DISPLAY, VACUUM FLUORESCENT, FREQUENCY	854547	28480	HLMP-1440	1	
DS 2	DISPLAY, VACUUM FLUORESCENT, AMPLITUDE	812685	0BW21	812685	1	
H 1, 2	SPACER, SWAGE, RT ANG, AL, 6-32, .375	812693	0BW21	812693	1	
L 1, 2	CHOKE, 6TURN	837856	55566	7229-B-A-6	2	
MP 1- 8	FOOT, ADHESIVE, RUBBER, BLACK, .50X.12	320911	89536	320911	2	
MP 11- 64	PIN, SINGLE, PWB, 0.025 SQ	543488	28213	SJ-5008	8	
MP 65	HEADER, 1 ROW, .100CTR, RT ANG, 36 PIN	267500	00779	87623-1	54	
Q 1	* TRANSISTOR, SI, NPN, SMALL SIGNAL	563403	22526	65524-136	1	
R 1	RES, CC, 1.5K, +-10%, 1W	698225	04713	2N3904RLRA2	1	
R 2	RES, CF, 100K, +-5%, 0.25W	109413	01121	GB1521	1	
R 3	RES, CF, 620, +-5%, 0.25W	573584	59124	CF1-4 104 J B	1	
R 4, 5	RES, CF, 10K, +-5%, 0.25W	641092	59124	CF1-4 621 J B	1	
R 6, 7	RES, CF, 10K, +-5%, 0.25W	573394	59124	CF1-4 103 J B	2	
R 8, 9	RES, CF, 20K, +-5%, 0.25W	573444	59124	CF1-4 203 J B	2	
S 1	RES, CF, 180, +-5%, 0.25W	573048	59124	CF1-4 181 J B	2	
U 1- 4	SWITCH, PUSHBUTTON, DPDT, PUSH-PUSH	836361	31918	NE182UEESP	1	
U 5, 18, 19	* IC, CMOS, OCTAL D F/F W/RESET	743286	18324	N74HCT273N	4	
U 6- 10	* IC, CMOS, DUAL D F/F, +EDG TRG, W/CLR	741702	04713	SN74HC74N	3	
U 11	* IC, BIPLR, 8CHNL FLOURESCNT DISPLY DRVR	535799	56289	UDN-6118A	5	
U 12	* IC, CMOS, RETRG MONOSTAB MULTIVB W/CLR	741496	27014	MM74HC123AN	1	
U 13, 15	* IC, CMOS, HEX SCHMITT TRIGGER	723320	04713	MC74HC14N	1	
U 14	* IC, 74HC05, HEX INVERTER W/OPEN DRAIN	854018	01295	SN74HC05N	2	
U 16	* IC, CMOS, OCTL LINE DRVR W/3-ST OUT	741892	01295	SN74HCT244N	1	
U 17	* IL, CMOS, QUAD 2 INPUT AND GATE	741801	01295	SN74HC08N	1	
U 20	* IC, CMOS, QUAD 2 IN NAND W/SCHMT	740852	18324	74HCT132N	1	
XCR 1	* IC, CMOS, 3-8 LINE DCDR W/ENABLE	773036	01295	SN74HC138N	1	
Z 1- 3	SPACER LED	471094	89536	471094	1	
Z 4	RES, CERM, SIP, 10 PIN, 9 RES, 100K, +-2%	461038	91637	CSC10A-01-104G	3	
Z 5	RES, CERM, SIP, 6 PIN, 5 RES, 10K, +-2%	500876	91637	CSC06A-01-103G	1	
Z 5	RES, CERM, SIP, 6 PIN, 5 RES, 4.7K, +-2%	494690	91637	CSC06A-01-472G	1	

An * in 'S' column indicates a static-sensitive part.



6082A-1650

Figure 8-2. A1 Display PCA

LIST OF REPLACEABLE PARTS

Table 8-3. A2 Coarse Loop PCA
(See Figure 8-3.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER -OR GENERIC TYPE-	TOT QTY-	N T -E-
-A>-NUMERIC-----> S-----	NO--	-CODE-			
			DESCRIPTION-----		
C 101, 218	697409	60935	CAP, POLYES, 0.47UF, +-10%, 50V	2	
C 102, 107, 206,	837526	40402	CAP, POLYES, 0.1UF, +-20%, 50V	74	
C 207, 217, 219,	837526				
C 221, 222, 226,	837526				
C 227, 230, 236-	837526				
C 238, 245, 249,	837526				
C 253-263, 265,	837526				
C 266, 270, 305-	837526				
C 312, 410, 411,	837526				
C 415, 417, 424,	837526				
C 427, 429, 507,	837526				
C 508, 510-512,	837526				
C 517, 520-522,	837526				
C 526-528, 531-	837526				
C 536, 539, 540,	837526				
C 543, 548, 619,	837526				
C 630, 638, 639,	837526				
C 642, 651	837526				
C 103, 605	812131	04222	CAP, CER, 220PF, +-2%, 100V, COG	2	
C 104, 231, 232	715268	60935	CAP, POLYES, 0.022UF, +-10%, 50V	3	
C 105, 106, 239,	822403	62643	CAP, AL, 47UF, +-20%, 50V, SOLV PROOF	18	
C 240, 242, 243,	822403				
C 246, 247, 250,	822403				
C 251, 274, 502,	822403				
C 506, 541, 542,	822403				
C 601, 603, 613	822403				
C 201, 302, 401,	837609	04222	CAP, CER, 100PF, +-2%, 100V, COG	11	
C 402, 404, 413,	837609				
C 414, 611, 614,	837609				
C 653, 654	837609				
C 204, 210, 273,	816249	04222	CAP, CER, 0.01UF, +-20%, 50V, X7R	26	
C 406-409, 501,	816249				
C 513, 516, 518,	816249				
C 544, 602, 606,	816249				
C 609, 610, 612,	816249				
C 615, 620, 624,	816249				
C 625, 640, 641,	816249				
C 646, 647, 652	816249				
C 211	837617	04222	CAP, CER, 470PF, +-20%, 100V, X7R	1	
C 212	854505	68919	CAP, POLYPR, 2200PF, +-5%, 100V	1	
C 213	512988	04222	CAP, CER, 150PF, +-2%, 100V, COG	1	
C 214, 216, 234	854513	68919	CAP, POLYPR, 4700PF, +-5%, 63V	3	
C 215	820530	04222	CAP, CER, 390PF, +-2%, 50V, COG	1	
C 220	733089	60935	CAP, POLYES, 1UF, +-10%, 50V	2	
C 223, 224	706028	60935	CAP, POLYES, 0.22UF, +-10%, 50V	1	
C 225	649913	60935	CAP, POLYES, 0.1UF, +-10%, 50V	1	
C 228, 229	854500	40402	CAP, POLYES, 2.2UF, +-10%, 50V	2	
C 233, 267	715037	60935	CAP, POLYES, 0.01UF, +-10%, 50V	2	
C 235	832683	60935	CAP, POLYES, 2200PF, +-10%, 50V	1	
C 264	697417	56289	CAP, TA, 1UF, +-20%, 35V	1	
C 301, 303, 304,	837542	04222	CAP, CER, 1000PF, +-20%, 100V, X7R	5	
C 313, 314	837542				
C 403	494781	51406	CAP, CER, 10PF, +-5%, 50V, COG, 0805	1	
C 405	812107	04222	CAP, CER, 27PF, +-2%, 100V, COG	1	
C 412	514133	51406	CAP, CER, 100PF, +-5%, 50V, COG, 0805	1	
C 421	812164	04222	CAP, CER, 1.5PF, +-0.25PF, 100V, COG	1	
C 422	812099	04222	CAP, CER, 2.2PF, +-0.25PF, 100V, COG	1	
C 423	512897	51406	CAP, CER, 1.8PF, +-0.25PF, 100V, COG	1	
C 425, 426	543256	51406	CAP, CER, 1.2PF, +-0.25PF, 100V, COG	2	
C 428	875497	62643	CAP, AL, 470UF, +-20%, 16V, SOLV PROOF	1	
C 430	493874	04222	CAP, CER, 3.9PF, +-0.25PF, 50V, COG, 0805	1	
C 509, 547, 549	714766	56289	CAP, TA, 10UF, +-20%, 10V	3	
C 514	714774	56289	CAP, TA, 10UF, +-20%, 25V	1	
C 519, 550	658898	04222	CAP, CER, 270PF, +-5%, 50V, COG	2	
C 523-525, 537,	866426	04222	CAP, CER, 4700PF, +-20%, 100V, X7R	5	
C 538	866426				
C 529	697433	56289	CAP, TA, 2.2UF, +-10%, 35V	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS

Table 8-3. A2 Coarse Loop PCA (cont.)

REFERENCE DESIGNATOR	DESCRIPTION	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T
-A>-NUMERICS-->	S-----DESCRIPTION-----	--NO--	-CODE-	-OR GENERIC TYPE-----	QTY-	-E-
C 530	CAP, POLYESTER, 0.047UF, +-10%, 50V	820548	60935	185-2/.047/K/0050/R/A/B	1	
C 545	CAP, CER, 12PF, +-2%, 50V, COG	715169	04222	SR591A120GAATR1A	1	
C 546	CAP, TA, 39UF, +-20%, 20V	358234	56289	199D396X0020EA2	1	
C 604	CAP, CER, 33PF, +-2%, 100V, COG	838466	04222	SR071A330GAATR1A	1	
C 607	CAP, CER, 4.7PF, +-0.25PF, 100V, COH	875455	04222	SR151A4R7CAATR2A	1	
C 616, 617, 622,	CAP, CER, 82PF, +-2%, 100V, COG	512350	04222	SR291A820GAATR1A	6	
C 623, 643, 649		512350				
C 644	CAP, CER, 10PF, +-2%, 100V, COG	875450	04222	SR151A100GAATR2A	1	
C 650	CAP, CER, 10PF, +-2%, 50V, COG	713875	04222	SR595A100GAATR1A	1	
CR 101, 102, 202,	* DIODE, SI, SCHOTTKY BARRIER, SMALL SIGNAL	313247	28480	5082-6264 T25	6	
CR 203, 601, 602		313247			6	
CR 103, 204, 205,	* DIODE, SI, BV= 75.0V, IO=150MA, 500MW	698720	65940	1N4448	7	
CR 501, 505-507		698720			7	
CR 201	* ZENER, UNCOMP, 3.9V, 10%, 20.0MA, 0.4W	698654	04713	1N748-SR4348RL	1	
CR 206	* ZENER, UNCOMP, 5.1V, 5%, 20MA, 0.4W	722926	04713	1N751A	1	
CR 207	* ZENER, UNCOMP, 10.0V, 10%, 20.0MA, 0.4W	180406	04713	1N758	1	
CR 402, 403	* DIODE, SI, PIN, RF ATTENUATING	508077	33025	MA 4P523	2	
CR 503	* ZENER, UNCOMP, 9.1V, 5%, 14.0MA, 0.4W	386557	04713	1N960B	1	
CR 508	* ZENER, UNCOMP, 12.0V, 5%, 10.5MA, 0.4W	249052	04713	1N963B	1	
CR 603-605	DIODE, SI, VARACTOR, PIV= 28V	741504	25403	BB405B	3	
J 4, 11- 16,	SOCKET, SINGLE, PWB, FOR .042-.049 PIN	866764	00779	645991-3	37	
J 18		866764			37	
J 5- 8	CONN, COAX, SMB (M), PWB OR PANEL	512095	98291	051-051-0429-220	4	
J 9, 17	SOCKET, SINGLE, PWB, FOR 0.012-0.022 PIN	376418	22526	75060-012	2	
L 201, 202, 503-	INDUCTOR, 0.68UH, +-10%, 221MHZ, SHLD	320937	24759	MR-0.68	8	
L 506, 609, 614		320937			8	
L 203	INDUCTOR, 2.2UH, +-5%, 108MHZ, SHLD	806547	24759	MR-2.2	1	
L 204, 502	INDUCTOR, 10UH, +-10%, 53MHZ, SHLD	249078	24759	MR-10	2	
L 205	INDUCTOR, VARIABLE, 14UH	812792	89536	812792	1	
L 206-211, 301,	CHOKE, 6TURN	320911	89536	320911	10	
L 507, 508, 602		320911			10	
L 401, 402, 405,	INDUCTOR, 10 TURNS	463448	89536	463448	4	
L 406		463448			4	
L 501	INDUCTOR, 0.82UH, +-10%, 200MHZ, SHLD	320945	24759	MR-0.82	1	
L 510	INDUCTOR, 5.6UH, +-5%, 69MHZ, SHLD	867056	24759	MR-5.6	1	
L 601	VAR. 0.402UH INDUCTOR, MODIFIED	854646	02113	142-10J08S	1	
L 603	INDUCTOR, 1.5UH, +-10%, 140MHZ	854612	91637	IM-21.5UH10%	1	
L 604, 605	INDUCTOR, 0.22UH, +-10%, 510MHZ	854604	91637	IM-2.22UH10%	2	
L 606	INDUCTOR, VAR, 0.342, +-20%	875559	02113	146-08J08	1	
L 607	CORE, TOROID, FERRITE, .047X.138X.118	321182	88978	56-590-65-4B	1	
L 611, 615	INDUCTOR, 0.39UH, +-10%, 365MHZ	854596	91637	IM-2.39UH10%	2	
L 612, 613	INDUCTOR, VAR, 0.070UH, +-11%	854591	02113	150-02J08	2	
MP 31, 32	PIN, SINGLE, PWB, 0.025 SQ	267500	00779	87623-1	11	
P 2	PIN FEED THRU	812735	20584	812735	1	
P 3- 6	JUMPER, REC, 2 POS, .100CTR, .025 SQ POST	530253	00779	530153-2	4	
Q 101, 105, 106	* TRANSISTOR, SI, NPN, SMALL SIGNAL, TO-92	832170	04713	MPS652ORLRA	3	
Q 102	* TRANSISTOR, SI, NPN, DUAL, TO-5	640656	27014	LM394CH	1	
Q 103, 104	* TRANSISTOR, SI, PNP, 40V, .2W, TO-92	875380	12040	SX-68061	2	
Q 201-204, 502	* TRANSISTOR, SI, NMOS, 1W, TO-237	875419	17856	VE0091-TR5	5	
Q 205, 206, 607-	* TRANSISTOR, SI, NPN, HI-FREQ, SMALL SIGNAL	535013	04713	BFR91	6	
Q 610		535013			6	
Q 403, 404	* TRANSISTOR, SI, PNP, TO92	698233	04713	2N3906RLRA	2	
Q 405, 406	* TRANSISTOR, SI, NPN, HI-FREQ, SMALL SIGNAL	722256	04713	MRF581	2	
Q 501	* TRANSISTOR, SI, PNP, TO92	698290	04713	MPS652RLRA	1	
Q 504, 505	* TRANSISTOR, SI, PNP, HI-SPEED SWITCH	875385	04713	2N5771RLRA	2	
Q 506	* TRANSISTOR, SI, N-DMOS FET, TO-72	783308	17856	SD215DE	1	
Q 606	* TRANSISTOR, SI, NPN, SMALL SIGNAL	248351	04713	MPS918	1	
Q 611	* TRANSISTOR, SI, NPN, SMALL SIGNAL	698225	04713	2N3904RLRA2	1	
R 101	RES, MF, 90.9K, +-1%, 0.125W, 100PPM	720581	91637	CMF55 9092 F T-1	1	
R 102	RES, VAR, CERM, 10K, +-10%, 0.5W	309674	32997	3386R-1-103	1	
R 103, 245, 246	RES, MF, 4.99K, +-1%, 0.125W, 100PPM	714923	91637	CMF55 4991 F T-1	3	
R 104	RES, MF, 200K, +-1%, 0.125W, 100PPM	719831	91637	CMF55 2003 F T-1	1	
R 105, 244, 247,	RES, MF, 10K, +-1%, 0.125W, 100PPM	719476	91637	CMF55 1002 F T-1	4	
R 252		719476			4	
R 106	RES, MF, 3.32K, +-1%, 0.125W, 100PPM	866269	91637	CMF55 3321 F T-1	1	
R 107, 110, 115,	RES, MF, 499, +-1%, 0.125W, 100PPM	816462	91637	CMF55 4990 F T-1	6	
R 229, 271, 530		816462			6	
R 108	RES, MF, 1.5K, +-1%, 0.125W, 100PPM	719682	91637	CMF55 1501 F T-1	1	
R 109	RES, MF, 3.16K, +-1%, 0.125W, 100PPM	866264	91637	CMF55 3161 F T-1	1	
R 111	RES, MF, 10, +-1%, 0.125W, 100PPM	719443	91637	CMF55 10R0 F T-1	1	
R 112, 117	RES, MF, 49.9, +-1%, 0.125W, 100PPM	720318	91637	CMF55 49R9 F T-1	2	
R 113	RES, MF, 100, +-1%, 0.125W, 100PPM	719450	91637	CMF55 1000 F T-1	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS

Table 8-3. A2 Coarse Loop PCA (cont.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT	N O T
-A>-NUMERICS-----S-----DESCRIPTION-----	--NO--	-CODE-	-OR GENERIC TYPE----	QTY-	-E-
R 114,116	719914	91637	CMF55 2321 F T-1	2	
R 118,124	720029	91637	CMF55 301C F T-1	2	
R 119	866199	91637	CMF55 127C F T-1	1	
R 120,220	866228	91637	CMF55 6980 F T-1	2	
R 121,122	855242	91637	CMF55 30R1 F T-1	2	
R 123	866202	91637	CMF55 1540 F T-1	1	
R 125	866335	91637	CMF55 3740 F T-1	1	
R 201,202	740035	59124	CF1-8RDS2 180 J B	2	
R 203-208,213,	573170	59124	CF1-4 102 J B	11	
R 413,417,421,	573170				
R 612	573170				
R 209,214,217	866210	91637	CMF55 1960 F T-1	3	
R 210,260,308,	799650	91637	CCF-5051R1F	6	
R 408,610,618	799650				
R 211	799676	91637	CCF-5033R2F	1	
R 212,528	573584	59124	CF1-4 104 J B	2	
R 215	720268	91637	CMF55 4530 F T-1	1	
R 216	719658	91637	CMF55 1471 F T-1	1	
R 218	866251	91637	CMF55 8250 F T-1	1	
R 219,223,225,	719468	91637	CMF55 1001 F T-1	8	
R 226,238,508,	719468				
R 509,529	719468				
R 221	275735	80294	3386R-1-101	1	
R 222	866256	91637	CMF55 1371 F T-1	1	
R 224	720037	91637	CMF55 3011 F T-1	1	
R 227	325613	80294	3386R-1-501	1	
R 228	816454	91637	CMF55 2490 F T-1	1	
R 230	640961	59124	CF1-4 3R0 J B	1	
R 231	866181	91637	CMF55 86R6 F T-1	1	
R 232	866207	91637	CMF55 1780 F T-1	1	
R 233	641001	59124	CF1-4 6R2 J B	1	
R 234	459859	91637	CMF55 3650 F T-1	1	
R 235	641035	59124	CF1-4 120 J B	1	
R 236	866249	91637	CMF55 7150 F T-1	1	
R 237	572974	59124	CF1-4 240 J B	1	
R 242,524,527	573212	59124	CF1-4 152 J B	3	
R 243	573410	59124	CF1-4 133 J B	1	
R 248,250,301	573311	59124	CF1-4 472 J B	3	
R 249,251	721571	59124	CF1-4 VT 472 J B	2	
R 261	854398	91637	CCF-508450F	1	
R 262,636,648	799658	91637	CCF-501000F	3	
R 264,634	854419	91637	CCF-503920F	2	
R 266,270,304,	830679	91637	CCF-5068R1F	5	
R 607,613	830679				
R 268	854393	91637	CCF-5040R2F	1	
R 302	573139	59124	CF1-4 511 J B	1	
R 305	799726	91637	CCF-501820F	1	
R 309,310	573048	59124	CF1-4 181 J B	2	
R 401	557231	59124	RDS21-8 271 J B	1	
R 402	854786	59124	RDS21-8151J	1	
R 403	830893	59124	RDS21-8 680 J B	1	
R 404	740068	59124	CF1-8RDS2 750 J B	1	
R 405,411	830596	59124	CF1-4 VT 331 J B	2	
R 406	573063	59124	CF1-4 241 J B	1	
R 407,409	799734	91637	CCF-501210F	2	
R 410	854380	59124	RDS21-8910J	1	
R 412	720144	91637	CMF55 3651 F T-1	1	
R 414	772152	91637	CMF65 31R6 F T-1	1	
R 415	720292	91637	CMF55 4871 F T-1	1	
R 416	866272	91637	CMF55 4641 F T-1	1	
R 422,425	799916	91637	CCF-503010F	2	
R 423,424,426,	845458	91637	CRCW1206-12R0JB02	4	
R 427	845458				
R 428	641019	59124	CF1-4 7R5 B	1	
R 501	719690	91637	CMF55 1502 F T-1	1	
R 502	573014	59124	CF1-4 101 J B	1	
R 503,521,523	573071	59124	CF1-4 271 J B	3	
R 504	573238	59124	CF1-4 202 J B	1	
R 505	851212	91637	CMF55 2552 F T-9	1	
R 510	851238	91637	CMF55 4531 F T-9	1	
R 511,532	719815	91637	CMF55 2001 F T-1	2	
R 512	720383	91637	CMF55 5491 F T-1	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS

Table 8-3. A2 Coarse Loop PCA (cont.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T
-A>-NUMERIC--> S	DESCRIPTION	-NO--	-OR CODE--	-OR GENERIC TYPE--	-E-
R 513	RES, MF, 30.1K, +-1%, 0.125W, 100PPM	720045	91637	CMF55 3012 F T-1	1
R 517	RES, CF, 200, +-5%, 0.25W	573055	59124	CF1-4 201 J B	1
R 518	RES, CF, 270, +-5%, 0.25W	810424	59124	CF1-4 VT 271 J B	1
R 519, 536	RES, CF, 30, +-5%, 0.25W	866343	59124	CF1-4 300 J B	2
R 522	RES, CF, 18, +-5%, 0.25W	658773	59124	CF1-4 180 J B	1
R 525, 526	RES, CF, 51, +-5%, 0.25W	572990	59124	CF1-4 510 J B	2
R 537	RES, MF, 3.48K, +-1%, 0.125W, 100PPM	832071	91637	CMF55 3481 F T-1	1
R 538	RES, CF, 240, +-5%, 0.25W	830588	59124	CF1-4 VT 241 J B	1
R 539	RES, CF, 1K, +-5%, 0.25W	780585	59124	CF1-4 VT 102 J B	1
R 601, 603, 604	RES, MF, 3.01K, +-1%, 0.25W, 100PPM	854356	91637	CCF-503011F	3
R 602	RES, MF, 2.15K, +-1%, 0.25W, 100PPM	854364	91637	CCF-502151F	1
R 605	RES, MF, 110, +-1%, 0.25W, 100PPM	799809	91637	CCF-501100F	1
R 606, 614, 615	RES, MF, 82.5, +-1%, 0.25, 100PPM	799783	91637	CCF-5082R5F	3
R 608	RES, MF, 2.74K, +-1%, 0.25W, 100PPM	854427	91637	CCF-502741F	1
R 609	RES, MF, 1K, +-1%, 0.25W, 100PPM	799791	91637	CCF-501001F	1
R 611, 633	RES, CF, 2.2K, +-5%, 0.25W	573246	59124	CF1-4 222 J B	2
R 616	RES, MF, 18.2, +-1%, 0.25W, 100PPM	799817	91637	CCF-5018R2F	1
R 617	RES, VAR, CERM, 100, +-20%, 0.5W	193052	80294	3329H-1-101	1
R 630	RES, MF, 3.65K, +-1%, 0.25W, 100PPM	854443	91637	CCF-503651F	1
R 631	RES, CF, 5.1, +-5%, 0.125W	854372	59124	RDS21-85R1J	1
R 632, 644	RES, MF, 200, +-1%, 0.25W, 100PPM	799759	91637	CCF-502000F	2
R 635	RES, MF, 2.26K, +-1%, 0.25W, 100PPM	854422	91637	CCF-502261F	1
R 637	RES, MF, 15, +-1%, 0.25W, 100PPM	799767	91637	CCF-5015R0F	1
R 638	RES, MF, 2.87K, +-1%, 0.25W, 100PPM	854430	91637	CCF-502871F	1
R 639	RES, MF, 221, +-1%, 0.25W, 100PPM	799908	91637	CCF-502210F	1
R 640	RES, MF, 2.94K, +-1%, 0.25W, 100PPM	854435	91637	CCF-502941F	1
R 641	RES, MF, 249, +-1%, 0.25W, 100PPM	854414	91637	CCF-502490F	1
R 642	RES, CF, 8.2, +-5%, 0.125W	854377	59124	RDS21-88R2J	1
R 643	RES, MF, 150, +-1%, 0.25W, 100PPM	838508	91637	CCF-501500F	1
S 502	SWITCH, MODULE, SPST, DIP, SEALED, 6 POS	831909	00779	5-435166-1	1
T 601	TRANSFORMER, RF, 70KHZ-200MHZ, 2:1	851634	1AV65	T2-1T-X65	1
TP 1, 2, 4-	JUMPER, WIRE, NONINSUL, 0.200CTR	816090	91984	150T1	14
TP 7, 10- 12,		816090			
TP 15- 19		816090			
TP 3, 8, 9,	TERM, FASTON, TAB, .110, SOLDER	512889	00779	62395-1	4
TP 14		512889			
U 203	MIXER, DOUBLE BALANCED, 1 - 500 MHZ	733105	1AV65	SBL-1-27	1
U 204, 512	* IC, CMOS, RETRG MONOSTAB MULTIVIB W/CLR	741496	27014	MM74HC123AN	2
U 205-207	* IC, OP AMP, LO-NOISE, 8 PIN DIP	477745	18324	NE5534AN	3
U 208, 509	* IC, COMPARATOR, QUAD, 14 PIN DIP	387233	04713	LM339N	2
U 209, 508	* IC, OP AMP, JFET INPUT, 8 PIN DIP	472779	27014	LF356N	2
U 210	* IC, COMPARATOR, DUAL, LO-PWR, 8 PIN DIP	478354	12040	LM393N	1
U 301	* IC, DIVIDE BY 4 PRESCALER	854690	33297	UPB582C	1
U 302, 308, 309	* IC, ECL, QUAD 2 INPUT NOR GATE	851613	04713	MC10H102P	3
U 303, 304	* IC, ECL, QUAD 2 INPUT AND GATE	851618	04713	MC10H104P	2
U 305, 310	* IC, ECL, HEX M/S D F/F, +EDG TRG	851782	04713	MC10H176L	2
U 306	* IC, ECL, QUAD 2 INPUT OR/NOR GATE	851621	04713	MC10H107P	1
U 307	* IC, ECL, TRIPLE 2-3-2 INPUT OR/NOR GATE	851626	04713	MC10H105P	1
U 311	* IC, BPLR, WIDEBAND AMPLIFIER, 1200 MHZ	866439	33297	UPC1651G	1
U 401, 402, 405,	* IC, BPLR, MONOLITHIC UWAVE AMP, SEL GAIN	867049	28480	QPMA-0385	4
U 601		867049			
U 501	OSCILLATOR, 10MHZ, TCXO, 1PPM	866475	57693	5351	1
U 502, 511	* IC, CMOS, QUAD 2 INPUT NAND GATE	854468	07263	74ACT00PC	2
U 503	* IC, CMOS, DUAL D F/F, +EDG TRG	854471	07263	74ACT74PC	1
U 504	* IC, FTTL, QUAD 2-1 LINE MUX	854455	27014	74F157PC	1
U 505	* IC, STTL, 100MHZ DIV BY 2, DIV BY 5 CNTR	473835	01295	SN74S196N	1
U 506	* IC, ECL, DUAL D M/S F/F, W/SET&RESET	454959	04713	MC10131P	1
U 507	* IC, FTTL, HEX INVERTER	634444	04713	MC74F04N	1
U 510	* IC, COMPARATOR, HI-SPEED, 14 PIN DIP	386920	18324	NE529N	1
U 513, 602	* IC, ECL, TRIPLE LINE RECHIVER	369702	04713	MC10116P	2
U 514	* IC, CMOS, QUAD INPUT NOR GATE	851691	18324	74HCT02	1
U 515	* IC, CMOS, TRIPLE 3 INPUT AND	854781	18324	74HCT11N	1
W 1	CABLE ASSY, RF JUMPER	861075	89536	861075	1
Y 601	CRYSTAL, 39.999MHZ, +-0.0005%, HC-35/U	855064	71034	BK-1B	1
Z 201	RES, CERM, SIP, 6 PIN, 5 RES, 10K, +-2%	500876	91637	CSC06A-01-103G	1
Z 301-304	RES, CERM, SIP, 8 PIN, 7 RES, 510, +-2%	447482	91637	CSC08A-01-511G	4
Z 501	RES, CERM, DIP, 16 PIN, 8 RES, 10K, +-5%	500710	91637	MDP16-03-103J	1
Z 502, 601, 602	RES, CERM, SIP, 6 PIN, 5 RES, 510, +-2%	459974	91637	CSC06A-01-511G	3

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS




Figure 8-3. A2 Coarse Loop PCA

6082A-1660


LIST OF REPLACEABLE PARTS

Table 8-4. A3 Subsynthesizer VCO PCA
(See Figure 8-4.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T
-A>-NUMERICS-----> S-----DESCRIPTION----->	-NO--	-CODE-	-OR GENERIC TYPE-----	QTY-	-E-
C 1	837542	04222	SR151C102MAATR2A	1	
C 2, 6	514133	51406	GRH708COG101J200VPT	2	
C 3, 9	494781	51406	GRH708COG100J200VPT	2	
C 4, 5, 11,	837526	40402	MKT1823 104 05 6	5	
C 26, 32	837526				
C 7	512145	51406	RPE110COK105C1	1	
C 10, 12, 23,	837609	04222	SR151A101GAATR1A	7	
C 27, 29- 31	837609				
C 13	876156	04222	SR151A120GAATR2A	1	
C 14	519330	51406	RPE110C0J3R3C1	1	
C 15	876131	04222	SR151A180GAATR2A	1	
C 16	376871	59660	8101-100-COG-126G	1	
C 17	876164	04222	SR151ABR2CAATR2A	1	
C 18	875450	04222	SR151A100GAATR2A	1	
C 19	362731	04222	SR15A2R2CAT	1	
C 20	876169	04222	SR151A150GAATR2A	1	
C 21, 22	866553	04222	SR151A6R8CAA	2	
C 28	837625	04222	SR151A181JATR2A	1	
C 34, 35, 37	875497	62643	KME16VB471M10X12FT	3	
CR 1- 4	741504	25403	BB405B	4	
CR 5- 8	402776	28480	5082-3379 T-25	4	
J 2	512095	98291	051-051-0429-220	1	
L 1	845086	02113	150-04XXX-S	1	
L 2	320937	24759	MR-0.68	1	
L 5, 6	261743	24759	MR-0.33	2	
L 7	320911	89536	320911	1	
MP 1- 4	866764	00779	645991-3	4	
MP 6- 8	267500	00779	87623-1	3	
P 1	812735	20584	812735	1	
P 2	530253	00779	530153-2	1	
Q 1, 2	535013	04713	BFR91	2	
R 1, 4, 10	799791	91637	CCF-501001F	3	
R 2, 6	756940	91637	CRCW1206-150JB02	2	
R 3	746511	91637	CRCW1206-3001JB02	1	
R 5	801282	91637	CCF-504640F	1	
R 7	782045	91637	CCF-503570F	1	
R 8	720045	91637	CMF55 3012 F T-1	1	
R 9	799635	91637	CCF-501002F	1	
R 11, 12	572958	59124	CF1-4 200 J B	2	
R 13	799908	91637	CCF-502210F	1	
R 14	799726	91637	CCF-501820F	1	
R 15	799783	91637	CCF-5082R5F	1	
R 16	799676	91637	CCF-5033R2F	1	
R 17	799759	91637	CCF-502000F	1	
R 18	643502	59124	CF1-4 301 J B	1	
R 19	799650	91637	CCF-5051R1F	1	
R 20	832063	91637	CMF55 2000 F T-1	1	
R 22	782060	19701	5063JD1624F	1	
R 23, 24	556829	59124	RDS21-8 105 J B	2	
U 1	836593	7E751	MSA-0885	1	
U 2	867049	28480	QPMA-0385	1	
U 3	454900	04713	SC62844L	1	
U 4	418780	04713	MC34001P	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS



6082A-1661

Figure 8-4. A3 Subsynthesizer VCO PCA

LIST OF REPLACEABLE PARTS

Table 8-5. A4 Subsynthesizer PCA
(See Figure 8-5.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	N O TOT T
-A>-NUMERIC->>> S-----	DESCRIPTION-----	--NO--	-OR GENERIC TYPE-----	QTY- E-
C 1, 2, 4,	CAP,AL,10UF,+20%,50V,SOLV PROOF	799437	62643 KMC50VB10RM5X11RP	6
C 5, 7, 8		799437		
C 6, 9	CAP,TA,82UF,+20%,20V	357392	56289 199D826X0020FA2	2
C 10, 11, 31	CAP,AL,10UF,+20%,16V	614859	62643 LL16VB10RM5X11CS	3
C 12, 50	CAP,TA,150UF,+20%,15V	422576	56289 199D157X0015FA1	2
C 17, 19, 25,	CAP,POLYES,0.1UF,+20%,50V	837526	40402 MKT1823 104 05 6	31
C 26, 28, 29,		837526		
C 32, 36, 40,		837526		
C 72- 75, 80,		837526		
C 90- 94, 99,		837526		
C 102,116,117,		837526		
C 149,151,152,		837526		
C 154,163,168,		837526		
C 172,177		837526		
C 27, 33, 34,	CAP,CER,1000PF,+20%,100V,X7R	837542	04222 SR151C102MAATR2A	10
C 70, 71, 97,		837542		
C 101,148,150,		837542		
C 153		837542		
C 76- 78	CAP,CER,22PF,+2%,100V,COG	866421	04222 SR151A220GAATR1A	3
C 79,171,174	CAP,TA,39UF,+20%,6.3V	836890	56289 199D396X06R3DG2	3
C 98	CAP,POLYES,0.47UF,+10%,50V	697409	60935 185-2/0.47/K/0050/R/A/B	1
C 103	CAP,POLYCA,0.022UF,+5%,63V	854492	68919 MKC2223J63V	1
C 104	CAP,POLYPR,7500PF,+2.5%,63V	854489	68919 FKP27522.563V	1
C 105	CAP,POLYPR,1500PF,+2.5%,100V	854641	68919 FKP2152J2.5100V	1
C 106	CAP,POLYCA,0.056UF,+5%,63V	854497	68919 MKC2563J63V	1
C 107	CAP,POLYCA,0.027UF,+10%,63V	720979	68919 MKC2-272-K-63V	1
C 109,173,176,	CAP,TA,10UF,+20%,25V	714774	56289 199D106X0025CG2	4
C 179		714774		
C 110,111	CAP,CER,100PF,+2%,100V,COG	837609	04222 SR151A101GAATR1A	2
C 112,180,181	CAP,CER,0.01UF,+20%,100V,X7R	407361	04222 SR201C103MAT	3
C 114,115	CAP,TA,10UF,+20%,35V	816512	56289 199D106X0035DG2	2
C 118,119	CAP,AL,47UF,+20%,50V,SOLV PROOF	822403	62643 KME50VB47RM6X11RP	2
C 120	CAP,AL,47UF,+20%,10V	613984	62643 LL10VB47RM6X11C3	1
C 140,142	CAP,CER,10PF,+5%,50V,COG,0805	494781	51406 GRH708COG100J200VPT	2
C 141	CAP,CER,18PF,+5%,50V,COG,0805	514224	51406 GRM708COG180J200VPB	1
C 143-147,175	CAP,CER,1000PF,+20%,50V,X7R,0805	514059	04222 08055C102MAT060B	6
C 155,158,164,	CAP,POLYES,0.22UF,+10%,50V	706028	60935 185-2/0.22/K/0050/R/C/B	4
C 169		706028		
C 156	CAP,POLYES,0.15UF,+10%,50V	714790	60935 185-2/.15/K/0050/R/C/B	1
C 157	CAP,POLYES,0.033UF,+10%,50V	715276	60935 185-2/.033/K/0050/R/A/B	1
C 159,160	CAP,POLYES,0.1UF,+10%,50V	649913	60935 185-2/0.1/K/0050/R/A/B	2
C 161	CAP,POLYPR,100PF,+1%,100V	844803	68919 FKP2 101F 100V	1
C 162	CAP,POLYPR,470PF,+1%,100V	844811	68919 FKP2 471F 100V	1
C 165,170	CAP,CER,47PF,+2%,100V,COG	812123	04222 SR291A470GAATR1A	2
C 166	CAP,POLYPR,330PF,+1%,100V	844808	68919 FKP2 331F 100V	1
C 167	CAP,POLYPR,1000PF,+1%,100V	844816	68919 FKP2 102F 100V	1
C 178	CAP,TA,2.2UF,+10%,35V	697433	56289 199D225X9035BG2	1
CR 1	* ZENER,COMP,6.3V,3%,10PPM,2MA	357848	04713 SZF2018	1
CR 11	* ZENER,UNCOMP,10.0V,10%,20.0MA,0.4W	180406	04713 1N758	1
CR 12, 13	* DIODE,SI,BV= 75.0V,IO=1.50MA,500MW	698720	65940 1N4448	2
CR 14- 16, 20,	* DIODE,SI,BV= 75.0V,RADIAL INSERTED	659516	03508 1N4448	5
CR 21		659516		
CR 18, 19, 22,	* DIODE,SI,SCHOTTKY BARRIER,SMALL SIGNL	313247	28480 5082-6264 T25	4
CR 23		313247		
J 2, 6	SOCKET,SINGLE,PWB,FOR .042-.049 PIN	866764	00779 645991-3	56
J 7	SOCKET,SINGLE,PWB,FOR 0.034-0.037 PIN	732826	00779 2-332070-7	1
L 1, 3- 8,	CHOKE,6TURN	320911	89536 320911	15
L 13, 33, 74,		320911		
L 77, 81- 84		320911		
L 51- 55, 58,	INDUCTOR,0.68UH,+10%,221MHZ,SHLD	320937	24759 MR-0.68	7
L 59		320937		
L 56	INDUCTOR,ADJ 33.8MH	774299	89536 774299	1
L 57	INDUCTOR,ADJ 44.2MH	774307	89536 774307	1
L 60- 62	INDUCTOR,100UH,+10%,12MHZ,SHLD	249102	24759 MR-100	3
L 70, 71	INDUCTOR,0.033UH,+10%,1000MHZ	866632	52763 5087226-323	2
L 72, 73, 79,	INDUCTOR,10 TURNS	463448	89536 463448	4
L 80		463448		
L 75	INDUCTOR,390UH,+5%,6.9MHZ,SHLD	186288	24759 MR-390	1

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS

Table 8-5. A4 Subsynthesizer PCA (cont.)

REFERENCE DESIGNATOR	DESCRIPTION	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T T
-A>-NUMERICS-->	S-----DESCRIPTION-----	--NO--	-CODE-	-OR GENERIC TYPE-----	QTY-	-E-
L 76	INDUCTOR, 270UH, +-5%, 8MHZ, SHLD	186270	24759	MR-270	1	
L 78	INDUCTOR, 470UH, +-5%, 6.5MHZ, SHLD	147827	24759	MR-270	1	
MP 62, 63	COMPONENT HOLDER	422865	98159	2829-75-2	2	
MP 64- 72	PIN, SINGLE, PWB, 0.025 SQ	277418	00779	1-87022-3	9	
P 1	JUMPER, REC, 2 POS, .100CTR, .025 SQ POST	530253	00779	530153-2	1	
Q 1, 2	* TRANSISTOR, SI, PNP, HI-SPEED SWTICH	875385	04713	2N5771RLRA	2	
Q 10	* TRANSISTOR, SI, NMOS, 1W, TO-237	875419	17856	VEO091-TR5	1	
Q 11	* TRANSISTOR, SI, NPN, SMALL SIGNAL	875401	04713	MPS918RLRA	1	
Q 12	* TRANSISTOR, SI, NPN, SMALL SIGNAL	698225	04713	2N3904RLRA2	1	
R 1	RES, MF, 4.32K, +-1%, .125W, 100PPM	951535	91637	CMF55 4321 F T-1	1	
R 2	RES, MF, 10K, +-1%, 0.125W, 100PPM	719476	91637	CMF55 1002 F T-1	1	
R 3, 45, 48	RES, MF, 1K, +-1%, 0.125W, 100PPM	719468	91637	CMF55 1001 F T-1	3	
R 4	RES, MF, 1.37K, +-1%, 0.125W, 100PPM	866256	91637	CMF55 1371 F T-1	1	
R 5	RES, VAR, CERM, 500, +-10%, 0.5W	520783	80294	3299W-1-501	1	
R 20, 74, 85, 89, 93	RES, CF, 51, +-5%, 0.125W	740050	59124	CF1-8RDST 510 J B	5	
R 21	RES, CF, 100, +-5%, 0.25W	573014	59124	CF1-4 101 J B	1	
R 22	RES, CF, 510, +-5%, 0.25W	573139	59124	CF1-4 511 J B	1	
R 23, 24, 83	RES, CF, 200, +-5%, 0.25W	573055	59124	CF1-4 201 J B	3	
R 25- 27, 60, 79, 105	RES, CF, 100, +-5%, 0.125W	557223	59124	RDS21-8 101 J B	6	
R 40	RES, CF, 36, +-5%, 0.25W	643817	59124	CF1-4 360 J B	1	
R 41, 104	RES, CF, 270, +-5%, 0.25W	810424	59124	CF1-4 VT 271 J B	2	
R 44	RES, MF, 6.04K, +-1%, 0.125W, 100PPM	844667	91637	CMF55 6041 F T-1	1	
R 46, 47, 78	RES, CF, 1K, +-5%, 0.25W	573170	59124	CF1-4 102 J B	3	
R 49, 50	RES, CF, 220, +-5%, 0.25W	574244	59124	CF1-4 221 J B	2	
R 51	RES, MF, 10K, +-1%, 0.125W, 100PPM	658914	59124	MF50DVT1002F REEL	1	
R 53, 57	RES, CF, 10K, +-5%, 0.25W	697102	59124	CF1-4 VT 103 J B	2	
R 54	RES, MF, 4.12K, +-1%, 0.125W, 100PPM	820381	59124	MF50DVT4121F REEL	1	
R 55	RES, MF, 19.1K, +-1%, 0.125W, 100PPM	234963	91637	CMF55 1912 F T-1	1	
R 58	RES, MF, 49.9, +-1%, 0.125W, 100PPM	820266	59124	MF50DVT4999F REEL	1	
R 59	RES, MF, 47.5, +-1%, 0.125W, 100PPM	306076	91637	CMF55 47R5 F T-1	1	
R 69	* RES, CERM, 100, +-5%, .125W, 200PPM, 1206	746297	91637	CRCW1206-1000JB02	1	
R 70, 71	* RES, CERM, 75, +-5%, .125W, 200PPM, 1206	811323	91637	CRCW1206-75R0JB02	2	
R 72	* RES, CERM, 180, +-5%, .125W, 200PPM, 1206	746321	91637	CRCW1206-1800JB02	2	
R 73, 94	* RES, CERM, 27, +-5%, .125W, 200PPM, 1206	807735	91637	CRCW1206-27R0JB02	1	
R 75, 76	RES, CF, 15, +-5%, 0.125W	740027	59124	CF1-8RDS2 150 J B	2	
R 77, 80	RES, CF, 270, +-5%, 0.25W	573071	59124	CF1-4 271 J B	2	
R 81	RES, CF, 180, +-5%, 0.25W	573048	59124	CF1-4 181 J B	1	
R 82	RES, CF, 91, +-5%, 0.25W	641076	59124	CF1-4 910 J B	1	
R 84	RES, CF, 56, +-5%, 0.25W	641068	59124	CF1-4 560 J B	1	
R 86	RES, MF, 21.5K, +-1%, 0.125W, 100PPM	866298	91637	CMF55 2152 F T-1	1	
R 87	RES, MF, 36.5K, +-1%, 0.125W, 100PPM	720169	91637	CMF55 3652 F T-1	1	
R 88, 92	RES, MF, 100, +-1%, 0.125W, 100PPM	719450	91637	CMF55 1000 F T-1	2	
R 90	RES, MF, 22.6K, +-1%, 0.125W, 100PPM	866301	91637	CMF55 2262 F T-1	1	
R 91	RES, MF, 57.6K, +-1%, 0.125W, 100PPM	866319	91637	CMF55 5762 F T-1	1	
R 95	RES, MF, 59.0, +-1%, 0.5W, 100PPM	150920	91637	CMF55 59R0 F T-1	1	
R 96	RES, CF, 47K, +-5%, 0.25W	721787	59124	CF1-4 VT 473 J B	1	
R 97	RES, CF, 2K, +-5%, 0.25W	810457	59124	CF1-4 VT 202 J B	1	
R 98	RES, VAR, CERM, 5K, +-20%, 0.5W	226084	80294	3329H-1-502	1	
R 99	RES, VAR, CERM, 1K, +-30%, 0.5W	193060	80294	3329H-1-102	1	
R 100	RES, MF, 750, +-1%, 0.125W, 100PPM	720516	91637	CMF55 7500 F T-1	1	
R 101, 103	* RES, CERM, 62, +-5%, .125W, 200PPM, 1206	854674	91637	CRCW1206-62R0JB02	2	
R 102	* RES, CERM, 220, +-5%, .125W, 200PPM, 1206	746347	91637	CRCW1206-2200JB02	1	
R 106	RES VAR, CERM, 500, +-20%	867130	80294	3335B-1-501E	1	
TP 2- 6, 21-	JUMPER, WIRE, NONINSUL, 0.200CTR	816090	91984	150T1	22	
TP 27, 30- 39		816090				
TP 40, 41	PIN, SINGLE, PWB, 0.025 SQ	267500	00779	87623-1	2	
U 1, 2	* IC, CMOS, 3-8 LINE DCDR W/ENABLE	773036	01295	SN74HCL38N	2	
U 3, 4, 9,	* IC, CMOS, OCTAL D F/F W/RESET	743286	18324	N74HCT273N	4	
U 10	*	743286				
U 5	* CMOS 7533L TESTED	802280	89536	802280	1	
U 6	* IC, OP AMP, QUAD, LOW NOISE	851829	06665	OP470FY	1	
U 7	* IC, CMOS, DUAL 8-BIT MULTIPLYING DAC	854448	24355	AD7628KN	1	
U 8	* IL, CMOS, QUAD 2 INPUT AND GATE	741801	01295	SN74HC08N	1	
U 20	* IC, ECL, TRIPLE LINE RECEIVER	369702	04713	MC10116P	1	
U 21	* IC, FTTL, DUAL D F/F, +EDG TRG, W/CL&SET	659508	04713	MC74F74N	1	
U 22	* IC, FTTL, QUAD 2 INPUT NAND GATE	654640	04713	MC74F00N	1	
U 23	* IC, STTL, 360 CELL GATE ARRAY	723700	61271	MB112T3C02	1	
U 30, 31	* IC, STTL, DUAL D F/F, +EDG TRG, W/SET&CLR	418269	01295	SN74S74N	2	
U 32	* IC, STTL, QUAD 2 INPUT NAND GATE	363580	01295	SN74S00N	1	
U 34	* IC, OP AMP, JFET INPUT, 8 PIN DIP	472779	27014	LF356N	1	

An * in 'S' column indicates a static-sensitive part.


LIST OF REPLACEABLE PARTS

Table 8-5. A4 Subsynthesizer PCA (cont.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT	N O T
-A>-NUMERICS-->	NO--	CODE-	-OR GENERIC TYPE-----	QTY--	-E-
S-----DESCRIPTION-----					
U 35	* IC, OP AMP, DUAL, JFET INPUT, 8 PIN DIP	495192	27014 LF353N	1	
U 36	* ISOLATOR, OPTO, LED TO TRANSISTOR, DUAL	454330	50579 ILCT-6-254	1	
U 37, 60	* IC, FTTL, SYNC PRESET DECADE COUNTER	854450	18324 74F160AN	2	
U 50	* IC, BPLR, MONOLITHIC UWAVE AMP, SEL GAIN	867049	28480 QPMA-0385	1	
U 51	* IC, BPLR, MONOLITHIC MICROWAVE IC AMP	836593	7E751 MSA-0885	1	
U 52	* 3DB COUPLER FOR SUBSYNTH	860648	89536 860648	1	
U 53, 54	MIXER, DOUBLE BALANCED, 1 - 500 MHZ	733105	1AV65 SBL-1-27	2	
U 55	* IC, BPLR, WIDEBAND AMPLIFIER, 600 MHZ	854542	18324 NE5205N	1	
U 56	* IC, ECL, QUAD 2 INPUT NOR GATE	380881	04713 MC10102P	1	
U 57	* IC, ECL, DUAL D M/S F/F, W/SET&RESET	454959	04713 MC10131P	1	
U 58	* IC, ECL, TWO-MODULUS PRESCALER	722298	04713 MC12011L	1	
U 59	* IC, OP AMP, QUAD, JFET INPUT, 14 PIN DIP	483438	01295 TL084CN	1	
U 61	* IC, CMOS, DUAL DECADE RIPPLE COUNTER	854349	18324 74HCT390N	1	
U 62	* IC, STTL, 360 CELL GATE ARRAY	723718	61271 MB112T301	1	
U 63	* IC, ARRAY, 5 TRANS, 5 ISO: 2-PNP, 3-NPN	418954	34371 CA3096E	1	
W 1	CABLE ASSY, RF JUMPER	861083	89536 861083	1	
XU 23	SOCKET, IC, 24 PIN	376236	00779 2-640361-1	1	
XU 62	SOCKET, IC, 28 PIN	448217	91506 228-AG39D	1	
Z 10	RES, CERM, SIP, 8 PIN, 7 RES, 560, +-2%	484451	91637 CSC08A-01-561G	1	
Z 20	RES, CERM, SIP, 10 PIN, 9 RES, 510, +-2%	478800	91637 CSC10A-01-511G	1	
Z 21	RES, CERM, DIP, 16 PIN, 8 RES, 10K, 1%	501841	01121 316B103F	1	
Z 22	RES, CERM, SIP, 10 PIN, 5 RES, 1K, +-2%	655209	91637 CSC10A-03-102G	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS



6082A-1662

Figure 8-5. A4 Subsynthesizer PCA


LIST OF REPLACEABLE PARTS

Table 8-6. A5 Coarse Loop VCO PCA
(See Figure 8-6.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T		
-A>-NUMERIC-----> S-----DESCRIPTION-----	-NO--	-CODE-	-OR GENERIC TYPE-----		-E-		
C 1- 4			CAP, PORC, 1.8PF, +-0.1PF, 50V, 0505	800854	51406	MA181R8B	4
C 5, 6			CAP, PORC, 2.7PF, +-0.1PF, 50V, 0505	800862	51406	MA182R7B	2
C 7- 9			CAP, CER, 22PF, +-10%, 50V, COG, 1206	740563	04222	12065A220KATO60B	3
C 10- 12, 14,			CAP, CER, 100PF, +-5%, 50V, COG, 0805	514133	51406	GRH708COG101J200VPT	24
C 16, 18- 20,				514133			
C 23, 24, 28,				514133			
C 31, 32, 35,				514133			
C 36, 39, 40,				514133			
C 43- 49				514133			
C 21, 25, 29			CAP, TA, 2.2UF, +-20%, 25V	697425	56289	199D225X0025AG2	3
C 22, 37, 41			CAP, CER, 4.7PF, +-0.25PF, 50V, COG, 0805	806760	04222	08055A4R7CAT1.3B	3
C 26			CAP, CER, 5.6PF, +-0.25PF, 50V, COG, 0805	806778	04222	08055A5R6CAT1.3B	1
C 27			CAP, CER, 330PF, +-20%, 50V, X7R, 0805	650093	04222	08055C331MATO60B	1
C 30			CAP, CER, 8.2PF, +-0.5PF, 50V, COG, 0805	713982	95275	VJ0805Q8R2DXAT	1
C 33, 38, 42			CAP, CER, 3.6PF, +-0.25PF, 50V, COG, 0805	845169	04222	08055A3R6CAT051B	3
C 34			CAP, CER, 2.7PF, +-0.25PF, 50V, COG, 0805	806752	04222	08055A2R7CAT1.3B	1
C 50, 51			CAP, AL, 470UF, +-20%, 16V, SOLV PROOF	875497	62643	KME16VB471M10X12FT	2
C 52			CAP, AL, 10UF, +-20%, 63V, SOLV PROOF	816843	62643	KME63VB10RMSX11RP	1
CR 1- 6			DIODE, SI, VARACTOR, PIV=30V, 18PF, MLF	866587	25403	BB215	6
CR 7- 9		*	DIODE, SI, 50V, PIN, RF SWITCHING, SOT23	854588	25088	BA885	3
J 1- 6			SOCKET, SINGLE, PWB, FOR .042-.049 PIN	866764	00779	645991-3	6
J 7			SOCKET, SINGLE, PWB, FOR 0.034-0.037 PIN	732826	00779	2-332070-7	1
J 8			CONN, COAX, SMA (M), PWB CR PANEL	512087	21845	2985-6011	1
L 1- 10			INDUCTOR, 0.18UH, +-10%, 770MHZ	800920	52763	S-5087227-213	10
MP 1- 4			PIN, SINGLE, PWB, 0.025 SQ	267500	00779	87623-1	4
Q 1, 2		*	TRANSISTOR, SI, NPN, SM SIGNAL, HI FT	535153	33297	NE21935	2
Q 3		*	TRANSISTOR, SI, NPN, SMALL SIGNAL	483156	33297	NE02135	1
Q 4- 8		*	TRANSISTOR, SI, NPN, SMALL SIGNAL	698225	04713	2N3904RLRA2	5
R 1, 3, 5			RES, CF, 470, +-5%, 0.25W	854567	59124	CF1-4 VT 471 J B	3
R 2, 4, 6,			RES, CF, 200, +-5%, 0.25W	810390	59124	CF1-4 VT 201 J B	4
R 16				810390			
R 7, 9, 10,		*	RES, CERM, 120, +-5%, .125W, 200PPM, 1206	746305	91637	CRCW1206-1200JB02	6
R 12, 13, 15		*		746305			
R 8, 11, 14,		*	RES, CERM, 47, +-5%, .125W, 200PPM, 1206	746263	91637	CRCW1206-47R0JB02	5
R 21, 22		*		746263			
R 17, 19			RES, CF, 100, +-5%, 0.25W	810465	59124	CF1-4 VT 101 J B	2
R 18, 20			RES, CF, 160, +-5%, 0.25W	854724	59124	CF1-4 VT 161 J B	2
R 23, 25- 28			RES, MF, 10K, +-1%, 0.125W, 100PPM	658914	59124	MF50DVT1002F REEL	5
R 24			RES, CF, 680, +-5%, 0.25W	854570	59124	CF1-4 VT 681 J B	1
R 29, 30			RES, CF, 15, +-5%, 0.25W	854562	59124	CF1-4 VT 150 J B	2
R 31- 33		*	RES, CERM, 150, +-5%, .125W, 200PPM, 1206	746313	91637	CRCW1206-1500JB02	3
U 1, 2		*	IC, BPLR, MONOLITHIC UWAVE AMP, SEL GAIN	867049	28480	QPMA-0385	2
U 3		*	IC, COMPARATOR, QUAD, 14 PIN, SOIC	741561	18324	LM339DT	1

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS



6082A-1663

Figure 8-6. A5 Coarse Loop VCO PCA


LIST OF REPLACEABLE PARTS

Table 8-7. A6 Mod Oscillator PCA
(See Figure 8-7.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T
-A>-NUMERICS--> S-----DESCRIPTION-----	--NO--	-CODE-	-OR GENERIC TYPE-----	QTY-	-E-
C 1					
C 2, 5- 8,	658971	56289	199D226X0010CG2	1	
C 11, 12	714774	56289	199D106X0025CG2	7	
C 4, 9, 10,	714774				
C 16- 20, 22-	837526	40402	MKT1823 104 05 6	17	
C 24, 28- 33	837526				
C 13, 14	837526				
C 15	743351	04222	SR595A681JAATRIA	2	
C 25, 26	832287	04222	SR591A150GAATRIA	1	
C 27	512988	04222	SR151A151JAT	2	
CR 1, 3- 7	713875	04222	SR595A100GAATRIA	1	
L 1	698720	65940	1N4448	6	
L 2- 4	147819	24759	MR-1000	1	
MP 1- 19	320911	89536	320911	3	
Q 1, 2	866764	00779	645991-3	19	
R 3, 14, 15	723734	17856	J27138TR	2	
R 4, 5	573485	59124	CF1-4 333 J B	3	
R 6, 7, 23,	720318	91637	CMF55 49R9 F T-1	2	
R 8	706051	91637	CMF55 1001 B T-2	4	
R 9	706051				
R 10	866335	91637	CMF55 3740 F T-1	1	
R 11	381913	80294	3299W-1-101	1	
R 12	832030	91637	CMF55 6040 F T-1	1	
R 13	851472	91637	CMF55 8871 F T-1	1	
R 20, 26	832071	91637	CMF55 3481 F T-1	1	
R 21	520783	80294	3299W-1-501	1	
R 22	573394	59124	CF1-4 103 J B	2	
R 24	572990	59124	CF1-4 510 J B	1	
TP 1, 2, 9,	719849	91637	CMF55 2051 F T-1	1	
TP 11	720342	91637	CMF55 5111 F T-1	1	
U 1	816090	91984	150T1	4	
U 2	816090				
U 3	512889	00779	62395-1	7	
U 4, 5	851324	33297	851324	1	
U 6	861112	89536	861112	1	
U 7	861117	89536	861117	1	
U 8	845466	27014	LM6361N	2	
U 9, 11	387233	04713	LM339N	1	
U 10	851642	24355	AD565AJD	1	
XU 2, 3	851647	24355	AD7548KN	1	
Z 1	851704	27014	LF412ACN	2	
	680744	17856	DG308ACJ	1	
	448217	91506	228-AG39D	2	
	520122	91637	CSC06A-01-223G	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS



6082A-1667

Figure 8-7. A6 Mod Oscillator PCA



LIST OF REPLACEABLE PARTS

Table 8-8. A9 Sum Loop VCO PCA
(See Figure 8-8.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T
-A>-NUMERIC-----> S-----DESCRIPTION-----	--NO--	-CODE-	-OR GENERIC TYPE-----	QTY-	-E-
C 1- 4	800854	51406	MA181R8B	4	
C 5, 6	800862	51406	MA182R7B	2	
C 7	855098	51406	MA184R7B	1	
C 8	806380	51406	MA183R6B	1	
C 9- 12	740563	04222	12065A220KATO60B	4	
C 13- 21, 24-	514133	51406	GRH708COG101J200VPT	38	
C 32, 41- 44,	514133				
C 53- 56, 58-	514133				
C 60, 62- 64,	514133				
C 67, 71- 75	514133				
C 33, 48	514208	51406	GRH708COG3R3D200VPT	2	
C 34	713982	95275	VJ0805Q8R2DXAT	1	
C 35, 52	806778	04222	08055A5R6CAT1.3B	2	
C 36	494781	51406	GRH708COG100J200VPT	1	
C 37- 40	697425	56289	199D225X0025AG2	4	
C 45	845169	04222	08055A3R6CAT051B	1	
C 46	806752	04222	08055A2R7CAT1.3B	1	
C 47, 50	844738	04222	12065A4R3KATO60B	2	
C 49, 69, 70	806760	04222	08055A4R7CAT1.3B	3	
C 51	747295	04222	12065A6R8KATO50B	1	
C 57, 61	806745	04222	08055A1R8CAT1.3B	2	
C 65, 66	875497	62643	KME16VB471M10X12FT	2	
C 76	512129	95275	VJ0805Q1R0DXAT	1	
CR 1- 8	866587	25403	BB215	8	
CR 9- 12	854588	25088	BA885	4	
J 1- 6	866764	00779	645991-3	6	
J 7	376418	22526	75060-012	1	
L 1- 13	800920	52763	S-5087227-213	13	
P 1	255901	55267	EJ20N22C000	1	
Q 1, 2	535153	33297	NE21935	2	
Q 3, 4	483156	33297	NE02135	2	
Q 5- 10	698225	04713	2N3904RLRA2	6	
R 1, 3, 5,	854567	59124	CF1-4 VT 471 J B	4	
R 7	854567				
R 2, 4, 6,	810390	59124	CF1-4 VT 201 J B	5	
R 8, 21	810390				
R 9, 12, 15,	746263	91637	CRCW1206-47R0JB02	5	
R 18, 22	746263				
R 10, 11, 13,	746305	91637	CRCW1206-1200JB02	9	
R 14, 16, 17,	746305				
R 19, 20, 48	746305				
R 23	876792	54821	TRG043S1T-501	1	
R 24, 29, 32,	810465	59124	CF1-4 VT 101 J B	4	
R 37	810465				
R 25, 30, 31,	854724	59124	CF1-4 VT 161 J B	4	
R 36	854724				
R 26- 28, 33-	740480	91637	CRCW1206-82R0JB02	7	
R 35, 50	740480				
R 38, 40- 43	658914	59124	MF50DVT1002F REEL	5	
R 39	854570	59124	CF1-4 VT 681 J B	1	
R 44, 45	854559	59124	CF1-4 VT 7R5 J B	2	
R 46, 47	746313	91637	CRCW1206-1500JB02	2	
R 49	746297	91637	CRCW1206-1000JB02	1	
R 51	186056	01121	EB1515	1	
U 1- 4	867049	28480	QPMA-0385	4	
U 5	741561	18324	LM339DT	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS



VIEW A-A

6082A-1641

Figure 8-8. A9 SumLoop VCO PCA

LIST OF REPLACEABLE PARTS

Table 8-9. A12 Sum Loop PCA
(See Figure 8-9.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T
-A>-NUMERICS-----> S-----DESCRIPTION-----	--NO--	-CODE-	-OR GENERIC TYPE-----	QTY-	-E-
C 1, 81, 82	CAP, CER, 2.7PF, +-0.25PF, 50V, COG, 0805	806752	04222 08055A2R7CAT1.3B	3	
C 3, 4, 6	CAP, CER, 100PF, +-2%, 100V, COG	837609	04222 SR151A101GAATR1A	10	
C 9, 10, 38,		837609			
C 65, 72, 91,		837609			
C 148		837609			
C 5	CAP, CER, 3.9PF, +-0.5PF, 100V, COJ	875448	04222 SR151A3R9DAATR2A	1	
C 7, 8, 11,	CAP, POLYES, 0.1UF, +-20%, 50V	837526	40402 MKT1823 104 05 6	28	
C 12, 50, 53,		837526			
C 54, 62, 67-		837526			
C 70, 75, 84,		837526			
C 105, 111, 112,		837526			
C 116, 119, 120,		837526			
C 126, 129, 130,		837526			
C 132-134, 150,		837526			
C 151		837526			
C 13, 19	CAP, CER, 4.7PF, +-0.25PF, 50V, COG, 0805	806760	04222 08055A4R7CAT1.3B	2	
C 14, 113	CAP, CER, 10PF, +-2%, 100V, COG	875450	04222 SR151A100GAATR2A	2	
C 15- 18	CAP, CER, 0.01UF, +-20%, 100V, X7R	875489	04222 SR151C103MAATR2A	4	
C 21, 22	CAP, CER, 4.7PF, +-0.25PF, 100V, COH	875455	04222 SR151A4R7CAATR2A	2	
C 23, 24	CAP, CER, 10PF, +-5%, 50V, COG, 0805	494781	51406 GRH708COG100J200VPT	2	
C 26	CAP, CER, 47PF, +-5%, 50V, COG, 0805	494633	04222 08055A470JAT050B	1	
C 27, 28, 34-	CAP, CER, 0.01UF, +-20%, 50V, X7R	816249	04222 SR075C103MAATR1A	20	
C 36, 40, 55,		816249			
C 60, 61, 63,		816249			
C 64, 83, 108,		816249			
C 141-146, 149		816249			
C 33	CAP, CER, 1000PF, +-20%, 100V, X7R	837542	04222 SR151C102MAATR2A	1	
C 37	CAP, TA, 2.2UF, +-20%, 25V	697425	56289 199D225X0025AG2	1	
C 41	CAP, CER, 68PF, +-5%, 50V, COG, 0805	573857	04222 08055A680JAT050B	1	
C 42, 44, 76	CAP, CER, 180PF, +-5%, 50V, COG, 0805	853361	04222 08055A181JAT065B	3	
C 43	CAP, CER, 100PF, +-5%, 50V, COG, 0805	514133	51406 GRH708COG101J200VPT	1	
C 45	CAP, CER, 82PF, +-2%, 100V, COG	512350	04222 SR291A820GAATR1A	1	
C 46	CAP, CER, 47PF, +-2%, 100V, COG	812123	04222 SR291A470GAATR1A	1	
C 47	CAP, CER, 56PF, +-2%, 100V, COG	876136	04222 SR151A560GAATR2A	1	
C 49, 89	CAP, CER, 4700PF, +-20%, 100V, X7R	866426	04222 SR151C472MAATR2A	2	
C 56	CAP, CER, 270PF, +-5%, 50V, COG	658898	04222 SR595A271JAATR1A	1	
C 57	CAP, CER, 750PF, +-5%, 50V, COG	875484	04222 SR595A751JAATR1A	1	
C 58, 59	CAP, CER, 430PF, +-5%, 50V, COG	732644	04222 SR595A431JAATR1A	2	
C 66	CAP, CER, 0.01UF, +-10%, 100V, X7R	557587	04222 SR591C103KAATR1A	1	
C 71	CAP, AL, 22UF, +-20%, 35V, SOLV PROOF	851766	62643 KRE35VB22RM6X5RP	1	
C 73	CAP, CER, 39PF, +-5%, 50V, COG, 0805	845102	95275 VJ0805Q390JXAT	1	
C 74	CAP, CER, 18PF, +-5%, 50V, COG, 0805	514224	51406 GRM708COG180J200VBP	1	
C 77	CAP, TA, 68UF, +-20%, 6.3V	821785	56289 199D686X06R3DG2	1	
C 78	CAP, CER, 39PF, +-2%, 100V, COG	816207	04222 SR291A390GAATR1A	1	
C 79, 80	CAP, CER, 220PF, +-2%, 100V, COG	812131	04222 SR291A221GAATR1A	2	
C 92	CAP, CER, 330PF, +-5%, 100V, COG	838474	04222 SR071A331JAATR1A	1	
C 101	CAP, POLYES, 0.27UF, +-10%, 50V	807867	60935 185-2/.27/K/0050/R/C/B	1	
C 102, 131	CAP, POLYES, 0.068UF, +-10%, 50V	851175	60935 185-2/.068/K/0050/R/A/B	2	
C 103	CAP, POLYES, 0.015UF, +-10%, 50V	875492	68919 MKS21502K50	1	
C 104	CAP, POLYES, 1UF, +-10%, 50V	733089	60935 185-2/1/K/0050/R/A/B	1	
C 106, 107	CAP, POLYES, 0.22UF, +-10%, 50V	706028	60935 185-2/0.22/K/0050/R/C/B	2	
C 115	CAP, POLYES, 2200PF, +-10%, 50V	832683	60935 185-2/222/K/0050/R/A/B	1	
C 121, 124, 125,	CAP, CER, 3300PF, +-5%, 50V, COG	830612	04222 SR595A332JAATR1A	4	
C 135		830612			
C 127, 138	CAP, POLYES, 0.047UF, +-10%, 50V	820548	60935 185-2/.047/K/0050/R/A/B	2	
C 128, 140	CAP, TA, 0.47UF, +-20%, 35V	655035	56289 199D474X0035AG2	2	
C 136	CAP, POLYES, 0.1UF, +-10%, 50V	649913	60935 185-2/0.1/K/0050/R/A/B	1	
C 137	CAP, POLYES, 0.47UF, +-10%, 50V	697409	60935 185-2/0.47/K/0050/R/A/B	1	
C 139	CAP, POLYES, 0.022UF, +-10%, 50V	715268	60935 185-2/.022/K/0050/R/A/B	1	
C 152	CAP, AL, 10UF, +-20%, 63V, SOLV PROOF	816843	62643 KME63VB10RM5X11RP	1	
C 153	CAP, CER, 68PF, +-2%, 100V, COG	362756	04222 SR291A680GAATR1A	1	
CR 1, 2	* DIODE, SI, SCHOTTKY BARRIER, SMALL SIGNL	535195	28480 5082-2800	2	
CR 3	* ZENER, UNCOMP, 4.3V, 5%, 20.0MA, 0.4W	851589	04713 1N749A	1	
CR 4	* DIODE, SI, PIN, RF CUR CONT RESIST DIODE	742296	28480 QPND-4348	1	
CR 102	* ZENER, UNCOMP, 3.3V, 10%, 20.0MA, 0.4W	698647	04713 1N746-SR4348RL	1	
CR 103, 104	* DIODE, SI, SCHOTTKY BARRIER, SMALL SIGNL	313247	28480 5082-6264 T25	2	
CR 105	* ZENER, UNCOMP, 3.9V, 10%, 20.0MA, 0.4W	698654	04713 1N748-SR4348RL	1	
CR 106	* DIODE, SI, BV= 75.0V, IO=150MA, 500MW	698720	65940 1N4448	1	
CR 108	* ZENER, UNCOMP, 10.0V, 5%, 12.5MA, 0.4W	698696	04713 1N961B-SR4348RL	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS

Table 8-9. A12 Sum Loop PCA (cont.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T -E	
-A> NUMERICS -> S	DESCRIPTION	NO	CODE	OR GENERIC TYPE		
J 1- 6, 9,	SOCKET, SINGLE, PWB, FOR .042-.049 PIN	866764	00779	645991-3	25	
J 12- 16		866764				
J 10	CONN, COAX, SMB (M), PWB OR PANEL	512095	98291	051-051-0429-220	1	
J 11	CONN, COAX, SMA (M), PWB OR PANEL	512087	21845	2985-6011	1	
J 17	SOCKET, SINGLE, PWB, FOR 0.012-0.022 PIN	376418	22526	75060-012	1	
K 102	RELAY, REED, 1 FORM A, 5VDC	461434	71707	1203-0085	1	
L 1, 2, 8,	INDUCTOR, 10 TURNS	463448	89536	463448	5	
L 16, 19		463448				
L 3	INDUCTOR, 0.022UH, +-20%, 1000MHZ	844949	52763	S-5087226-233	1	
L 4, 20	INDUCTOR, 0.10UH, +-5%, 1000MHZ	844923	52763	5087226-913	2	
L 9, 23	INDUCTOR, 0.33UH, +-5%, 570MHZ	844886	52763	5087227-513	2	
L 10, 21	INDUCTOR, 0.56UH, +-5%, 440MHZ	844944	52763	5087227-813	2	
L 11, 25	INDUCTOR, 0.12UH, +-10%, 400MHZ, SHLD	272617	24759	MR-0.12	2	
L 13- 15, 26	INDUCTOR, 1.8UH, +-5%, 121MHZ, SHLD	806554	24759	MR-1.8	4	
L 18, 24	INDUCTOR, 10UH, +-10%, 53MHZ, SHLD	249078	24759	MR-10	2	
L 22	INDUCTOR, 0.15UH, +-5%, 825MHZ	844902	52763	5087227-113	1	
MP 15- 17, 19-	PIN, SINGLE, PWB, 0.025 SQ	267500	00779	87623-1	17	
MP 32		267500				
Q 1, 2, 6	* TRANSISTOR, SI, NPN, HI-FREQ, SMALL SIGNL	722256	04713	MRF581	3	
Q 3, 4, 7	* TRANSISTOR, SI, PNP, T092	698233	04713	2N3906RLRA	3	
Q 5, 8, 9,	* TRANSISTOR, SI, NPN, HI-FREQ, SMALL SIGNL	535013	04713	BFR91	4	
Q 108		535013				
Q 10	* TRANSISTOR, SI, NPN, HI-SPEED SW, T0-92	875521	12040	2N4274D26Z	1	
Q 11	* TRANSISTOR, SI, PNP, HI-SPEED SW TICH	875385	04713	2N5771RLRA	1	
Q 101, 103, 105	* TRANSISTOR, SI, JFET, LO-RDS (ON), T0-92	875526	12040	J108D26Z	3	
Q 106, 107, 109	* TRANSISTOR, SI, N-JFET, T0-92, SWITCH	261578	17856	J2317	3	
R 4, 52, 54	RES, MF, 162, +-1%, 0.25W, 100PPM	799890	91637	CCF-501620F	3	
R 5	RES, MF, 121, +-1%, 0.25W, 100PPM	799734	91637	CCF-501210F	1	
R 6, 8, 11,	RES, MF, 200, +-1%, 0.25W, 100PPM	799759	91637	CCF-502000F	6	
R 24, 50, 154		799759				
R 7, 9	RES, MF, 82.5, +-1%, 0.25, 100PPM	799783	91637	CCF-5082R5F	2	
R 10, 57, 58,	RES, MF, 100, +-1%, 0.25W, 100PPM	799668	91637	CCF-501000F	4	
R 61		799668				
R 12	RES, MF, 3.01K, +-1%, 0.25W, 100PPM	854356	91637	CCF-503011F	1	
R 13, 21, 161	RES, MF, 1K, +-1%, 0.25W, 100PPM	799791	91637	CCF-501001F	3	
R 14	RES, MF, 5.62K, +-1%, 0.125W, 100PPM	720417	91637	CMF55 5621 F T-1	1	
R 15, 28, 36,	RES, MF, 4.99K, +-1%, 0.125W, 100PPM	714923	91637	CMF55 4991 F T-1	6	
R 110, 134, 135		714923				
R 16	RES, MF, 4.32K, +-1%, .125W, 100PPM	851535	91637	CMF55 4321 F T-1	1	
R 17	RES, MF, 80.6, +-1%, 0.5W, 100PPM	158790	91637	CMF65 80R6 F T-1	1	
R 18, 19, 29,	RES, CF, 1K, +-5%, 0.25W	573170	59124	CF1-4 102 J B	4	
R 31		573170				
R 20, 41	* RES, CERM, 51, +-5%, .125W, 200PPM, 1206	746271	91637	CRCW1206-51R0JBO2	2	
R 22, 117	RES, MF, 750, +-1%, 0.125W, 100PPM	720516	91637	CMF55 7500 F T-1	2	
R 23, 53	RES, MF, 182, +-1%, 0.25W, 100PPM	799726	91637	CCF-501820F	2	
R 25, 27	RES, MF, 150, +-1%, 0.125W, 100PPM	719674	91637	CMF55 1500 F T-1	2	
R 26	RES, MF, 37.4, +-1%, 0.125W, 100PPM	714501	91637	CMF55 37R4 F T-1	1	
R 30	RES, MF, 464, +-1%, 0.25W, 100PPM	801282	91637	CCF-504640F	1	
R 32	RES, MF, 2.94K, +-1%, 0.125W, 100PPM	261628	91637	CMF55 2941 F T-1	1	
R 33	RES, MF, 12.1K, +-1%, 0.125W, 100PPM	719542	91637	CMF55 1212 F T-1	1	
R 34	RES, MF, 348, +-1%, 0.5W, 100PPM	245761	91637	CMF65 3480 F T-1	1	
R 35	RES, MF, 301, +-1%, 0.5W, 100PPM	167494	91637	CMF65 3010 F T-1	1	
R 37	RES, MF, 6.65K, +-1%, 0.125W, 100PPM	720474	91637	CMF55 6651 F T-1	1	
R 38	RES, MF, 14.3K, +-1%, 0.125W, 100PPM	291617	91637	CMF55 1432 F T-1	1	
R 39	RES, MF, 453, +-1%, 0.125W, 100PPM	267393	91637	CMF 4530 F T-1	1	
R 40	RES, CF, 100, +-5%, 0.25W	573014	59124	CF1-4 101 J B	1	
R 42, 71	RES, MF, 68.1, +-1%, 0.125W, 100PPM	855270	91637	CMF55 68R1 F T-1	2	
R 43	RES, CF, 300, +-5%, 0.25W	643502	59124	CF1-4 301 J B	1	
R 44, 169	RES, MF, 392, +-1%, 0.125W, 100PPM	260299	91637	CMF55 3920 F T-1	2	
R 45	RES, MF, 806, +-1%, 0.125W, 100PPM	223552	91637	CMF55 8060 F T-1	1	
R 47	RES, MF, 523, +-1%, 0.125W, 100PPM	820274	59124	MF50DVT5230F REEL	1	
R 48	RES, MF, 402, +-1%, 0.125W, 100PPM	720201	91637	CMF55 4020 F T-1	1	
R 49	RES, CF, 4.3, +-5%, 0.25W	640987	59124	CF1-4 4R3 J B	1	
R 51	RES, MF, 11, +-1%, 0.125W, 100PPM	854729	59124	MF50DVT11R0F REEL	1	
R 55, 144	RES, MF, 357, +-1%, 0.25W, 100PPM	782045	91637	CCF-503570F	2	
R 56	RES, MF, 51.1, +-1%, 0.25W, 100PPM	799650	91637	CCF-5051R1F	1	
R 59, 60	RES, CF, 120, +-5%, 0.25W	643494	59124	CF1-4 121 J B	2	
R 68	RES, CF, 100, +-5%, 0.25W	810465	59124	CF1-4 VT 101 J B	1	
R 69	RES, CF, 4.7, +-5%, 0.25W	816637	59124	CF1-4 VT 4R7 J B	1	
R 70	RES, MF, 154, +-1%, 0.125W, 100PPM	866202	91637	CMF55 1540 F T-1	1	
R 72	RES, CF, 5.1, +-5%, 0.25W	640995	59124	CF1-4 5R1 J B	1	
R 73	RES, CF, 110, +-5%, 0.25W	643486	59124	CF1-4 111 J B	1	

An * in 'S' column indicates a static-sensitive part.


LIST OF REPLACEABLE PARTS

Table 8-9. A12 Sum Loop PCA (cont.)

REFERENCE DESIGNATOR	DESCRIPTION	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T -E-
-A>-NUMERICS-----> S	-----DESCRIPTION-----	--NO--	-CODE-	-OR GENERIC TYPE----	QTY-	
R 74	RES,MF, 33.2,+-1%,0.125W,100PPM	296681	91637	CMF55 33R2 F T-1	1	
R 75	RES,CF, 24,+-5%,0.25W	572974	59124	CF1-4 240 J B	1	
R 76	RES,CF, 130,+-5%,0.25W	573022	59124	CF1-4 131 J B	1	
R 77	RES,CF, 75,+-5%,0.25W	631374	59124	CF1-4 750 J B	1	
R 101,123	RES,CF, 13K,+-5%,0.25W	573410	59124	CF1-4 133 J B	2	
R 102,124,155	RES,CF, 1.5K,+-5%,0.25W	573212	59124	CF1-4 152 J B	3	
R 103	RES,CF, 20K,+-5%,0.25W	573444	59124	CF1-4 203 J B	1	
R 105	RES,MF, 249,+-1%,0.125W,100PPM	816454	91637	CMF55 2490 F T-1	1	
R 106	RES,MF, 1.15K,+-1%,0.125W,100PPM	293597	91637	CMF55 1151 F T-1	1	
R 107	RES,MF, 4.87K,+-1%,0.125W,100PPM	720292	91637	CMF55 4871 F T-1	1	
R 108	RES,MF, 64.9,+-1%,0.125W,100PPM	313338	91637	CMF55 64R9 F T-1	1	
R 109	RES,MF, 1.54K,+-1%,0.125W,100PPM	289066	91637	CMF55 1541 F T-1	1	
R 111	RES,MF, 3.01K,+-1%,0.125W,100PPM	720037	91637	CMF55 3011 F T-1	1	
R 112,116	RES,VAR,CERM,500,+-20%,0.5W	226068	80294	3329H-1-501	2	
R 113	RES,MF, 845,+-1%,0.125W,100PPM	344317	91637	CMF55 8450 F T-1	1	
R 114	RES,MF, 2.49K,+-1%,0.125W,100PPM	719930	91637	CMF55 2491 F T-1	1	
R 118	RES,CF, 47K,+-5%,0.25W	573527	59124	CF1-4 473 J B	1	
R 119,120,122,	RES,MF, 2K,+-1%,0.125W,100PPM	719815	91637	CMF55 2001 F T-1	6	
R 131,133,163		719815				
R 121	RES,VAR,CERM,200,+-20%,0.5W	226050	80294	3329H-1-201	1	
R 127	RES,MF, 1.43K,+-1%,0.125W,100PPM	719633	91637	CMF55 1431 F T-1	1	
R 129	RES,MF, 28.7K,+-1%,0.125W,100PPM	720011	91637	CMF55 2872 F T-1	1	
R 130	RES,MF, 634,+-1%,0.125W,100PPM	720441	91637	CMF55 6340 F T-1	1	
R 132	RES,VAR,CERM,2K,+-20%,0.5W	226076	80294	3329H-1-202	1	
R 136	RES,MF, 105,+-1%,0.125W,100PPM	236760	91637	CMF55 1050 F T-1	1	
R 137	RES,MF, 619,+-1%,0.125W,100PPM	866244	91637	CMF55 6190 F T-1	1	
R 138	RES,MF, 60.4,+-1%,0.125W,100PPM	235366	91637	CMF55 60R4 F T-1	1	
R 139	RES,MF, 127,+-1%,0.125W,100PPM	866199	91637	CMF55 1270 F T-1	1	
R 140	RES,MF, 232,+-1%,0.125W,100PPM	719906	91637	CMF55 2320 F T-1	1	
R 141	RES,MF, 499,+-1%,0.125W,100PPM	816462	91637	CMF55 4990 F T-1	1	
R 142	RES,MF, 1.02K,+-1%,0.125W,100PPM	223545	91637	CMF55 1021 F T-1	1	
R 143	RES,MF, 2.1K,+-1%,0.125W,100PPM	168237	91637	CMF55 2101 F T-1	1	
R 145	RES,MF, 7.32K,+-1%,0.125W,100PPM	853630	59124	MF50DVT7321B REEL	1	
R 146,160,170,	RES,CF,100K,+-5%,0.25W	573584	59124	CF1-4 104 J B	4	
R 171		573584				
R 148	RES,CF, 4.7K,+-5%,0.25W	721571	59124	CF1-4 VT 472 J B	1	
R 149	RES,CF, 4.7K,+-5%,0.25W	573311	59124	CF1-4 472 J B	1	
R 156	RES,MF, 200,+-1%,0.125W,100PPM	820282	59124	MF50DVT2000F REEL	1	
R 157	RES,MF, 93.1K,+-1%,0.125W,100PPM	817551	59124	MF50DVT9312F REEL	1	
R 158	RES,MF, 15.4K,+-1%,0.125W,100PPM	772038	59124	MF50DVT1542J REEL	1	
R 159	RES,CF, 30K,+-5%,0.25W	574251	59124	CF1-4 303 J B	1	
R 162	RES,MF, 1.21K,+-1%,0.125W,100PPM	719559	91637	CMF55 1211 F T-1	1	
R 165,166	RES,MF, 1.4K,+-1%,.125W,100PPM	851563	91637	CMF55 1401 F T-1	2	
R 167	RES,VAR,CERM,50,+-20%,0.5W	320861	80294	3329H-1-500	1	
R 168	RES,MF, 137,+-1%,0.125W,100PPM	235218	91637	CMF55 1370 F T-1	1	
R 172	RES,CF, 10K,+-5%,0.25W	697102	59124	CF1-4 VT 103 J B	1	
R 173	RES,MF, 10K,+-1%,0.25W,100PPM	799635	91637	CCF-501002F	1	
R 174	RES,CF, 22M,+-5%,0.25W	757104	59124	CF1-4 VT 226 J B	1	
R 175	RES,MF, 392,+-1%,0.125W,100PPM	854732	59124	MF50DVT3920F REEL	1	
R 176	* RES,CERM,150,+-5%,.125W,200PPM,1206	746313	91637	CRCWL206-1500JB02	1	
R 177	RES,MF, 10K,+-1%,0.125W,100PPM	719476	91637	CMF55 1002 F T-1	1	
TP 1, 5, 7,	TERM,FASTON,TAB,.110,SOLDER	512889	00779	62395-1	4	
TP 9		512889				
TP 2- 4, 6,	JUMPER,WIRE,NONINSUL,0.200CTR	816090	91984	150T1	6	
TP 8, 15		816090				
U 1	MIXER,DOUBLE BALANCED,5 - 1000 MHZ	512103	1AV65	TFM-2H-8	1	
U 2	MIXER,DOUBLE BALANCED,2-500MHZ	851282	1AV65	TFM-1H	1	
U 3	MIXER,DOUBLE BALANCED,1-500MHZ	854039	1AV65	SEL-1-59	1	
U 4	* IC,OP AMP,SELECTED GBW 600KHZ	418566	18324	LM358	1	
U 5	* IC,STTL,DUAL D F/F,+EDG TRG,W/SET&CLR	418269	01295	SN74S74N	1	
U 7, 8	* IC,BPLR,MONOLITHIC UWAVE AMP,SEL GAIN	867049	28480	QPM-A-0385	2	
U 9	* IC,VOLT REG,FIXED,+5 VOLTS,0.1 AMPS	875588	04713	MC78L05ACPRLRA	1	
U 101,102,111	* IC,COMPARATOR,QUAD,14 PIN DIP	387233	04713	LM339N	3	
U 103-106,108	* IC,OP AMP,LO-NOISE,8 PIN DIP	495051	18324	N35534N	5	
U 107,113	* IC,DMOS,FET QUAD SWITCH	507228	17856	SSD500203	2	
U 109	* IC,CMOS,10BIT DAC,8BIT ACCUR,CUR OUT	524868	24355	AD7533JN	1	
U 110	PROM, SUM LOOP	860994	89536	860994	1	
U 112	* IC,COMPARATOR,DUAL,LO-PWR,8 PIN DIP	478354	12040	LM393N	1	
U 114	* IC,LSTTL,DUAL MONOSTAB MULTIV W/SCHMT	404202	01295	SN74LS221N	1	
U 115	* IC,COMPARATOR,HI-SPEED,14 PIN DIP	386920	18324	NE529N	1	
U 116	* IC,LSTTL,RETRG MONOSTAB MULTIVB W/CLR	412734	01295	SN74LS122N	1	
Z 101	RES,CERM,DIP,14 PIN,7 RES,100K,+-5%	516930	91637	MDP14-03-104J	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS



6082A-1642

Figure 8-9. A12 Sum Loop PCA

LIST OF REPLACEABLE PARTS

Table 8-10. A13 Controller PCA
(See Figure 8-10.)

REFERENCE DESIGNATOR	DESCRIPTION	FLUKE STOCK NO	MFRS SPLY CODE	MANUFACTURERS PART NUMBER OR GENERIC TYPE	TOT QTY	N O T -E
C 1	CAP, AL, 47UF, +-20%, 50V, SOLV PROOF	822403	62643	KME50VB47RM6X11RP	1	
C 2, 10, 11,	CAP, POLYES, 0.1UF, +-10%, 50V	649913	60935	185-2/0.1/K/0050/R/A/B	35	
C 15- 33, 35,		649913				
C 36, 52- 62		649913				
C 9, 34	CAP, TA, 10UF, +-20%, 25V	714774	56289	199D106X0025CG2	2	
C 12, 13	CAP, CER, 33PF, +-2%, 100V, COG	838466	04222	SR071A330GAATRIA	2	
C 14	CAP, TA, 15UF, +-20%, 20V	807610	56289	199D156X0020DG2	1	
C 37	CAP, CER, 0.047UF, +-20%, 50V, X7R	831487	04222	SR595C473MAATRIA	1	
C 38- 50, 63- 69	CAP, CER, 220PF, +-20%, 50V, COG	740654	04222	SR595A221MAATRIA	20	
L 4	CHOKE, 6TURN	740654				
MP 1- 6, 8-	PIN, SINGLE, PWB, 0.025 SQ	320911	89536	320911	1	
MP 12, 14- 67,		267500	00779	87623-1	118	
MP 69- 72		267500				
MP 99-109, 111-	SOCKET, SINGLE, PWB, FOR .042-.049 PIN	866764	00779	645991-3	31	
MP 115, 118-122,		866764				
MP 124-128, 130-		866764				
MP 134		866764				
Q 1	* TRANSISTOR, SI, NPN, SMALL SIGNAL	150359	07263	2N3053	1	
R 1	RES, CF, 1M, +-5%, 0.25W	573691	59124	CF1-4 105 J B	1	
R 2	RES, CF, 2K, +-5%, 0.25W	573238	59124	CF1-4 202 J B	1	
R 3, 5	RES, CF, 1K, +-5%, 0.25W	573170	59124	CF1-4 102 J B	2	
R 4	RES, CF, 100, +-5%, 0.25W	573014	59124	CF1-4 101 J B	1	
R 6	RES, CF, 4.7K, +-5%, 0.25W	573311	59124	CF1-4 472 J B	1	
R 7, 8	RES, CF, 120, +-5%, 0.25W	643494	59124	CF1-4 121 J B	2	
R 9, 10	RES, CF, 51, +-5%, 0.25W	572990	59124	CF1-4 510 J B	2	
R 11- 13	RES, CF, 470, +-5%, 0.25W	573121	59124	CF1-4 471 J B	3	
S 1	SWITCH, DIP, SPST, 4 POS	408559	00779	435166-2	1	
TP 1- 4	TERM, FASTON, TAB, .110, SOLDER	512889	00779	62395-1	4	
U 1	* IC, CMOS, 16 BIT MPU, 8 MHZ, DIP	816926	04713	MC68HC000P-8	1	
U 2	IC, MOS, 128K X 8 PROM, OTP, PROGRAMMED	882126	89536	882126	1	1
U 3	IC, MOS, 128K X 8 PROM, OTP, PROGRAMMED	882134	89536	882134	1	1
U 4	IC, MOS, 128K X 8 PROM, OTP, PROGRAMMED	879155	89536	879155	1	1
U 5	IC, MOS, 128K X 8 PROM, OTP, PROGRAMMED	879098	89536	879098	1	1
U 6, 7	* IC, CMOS, 32K X 8 STATIC RAM, 120 NSEC	800995	12581	HMG62256LP-12	2	
U 8	* IC, CMOS, 8K X 8 STAT RAM, 200 NSEC, NVM	810804	080A9	DSL225-200	1	
U 9	IC, NMOS, 8K X 8 EPROM, 250 NSEC	800243	66419	XL2865AP-250	1	
U 11	* IC, 16V8, LOG ARRAY, 6080A-90201	855049	27014	855049	1	
U 12	* IC, CMOS, 8 TO 3 LINE PRIORITY ENCODER	875476	01295	SN74HC148N	1	
U 13	* IC, VOLT SUPERVISOR, 4.55V SENSE INPUT	780577	01295	TI7705ACP	1	
U 14	* IC, CMOS, DUAL DIV BY 16 BINARY CNTR	741488	04713	MC74HC393N	1	
U 15	* IC, 16V8, LOG ARRAY, 6080A-90202	855051	27014	855051	1	
U 16	* IC, CMOS, DUAL 4 INPUT NAND GATE	854026	01295	SN74HC20N	1	
U 17	* IC, CMOS, HEX INVERTERS	799924	18324	74HCT04N	1	
U 18	* IC, CMOS, HEX INVERTER, UNBUFFERED	741199	01295	SN74HC04N	1	
U 19	* IC, 74HC05, HEX INVERTER W/OPEN DRAIN	854018	01295	SN74HC05N	1	
U 20	* IC, CMOS, 14 STAGE BINARY COUNTER	807701	04713	MC74HC4020N	1	
U 21	* IC, CMOS, DUAL D F/F, +EDG TRG, W/CLR	741702	04713	SN74HC74N	1	
U 22	* IC, FTTL, QUAD 2 INPUT OR GATE	659904	04713	MC74F32N	1	
U 23, 41, 42,	* IC, CMOS, 3-8 LINE DCDR W/ENABLE	773036	01295	SN74HC138N	4	
U 44	*	773036				
U 24, 25, 27,	* IC, CMOS, OCTL LINE DRVR W/3-ST OUT	741892	01295	SN74HCT244N	5	
U 32, 33	*	741892				
U 26	* IC, CMOS, QUAD BUS BUFFER W/3-STATE	854021	01295	74HC125N	1	
U 28	* IC, NMOS, GPIB TALKER/LISTENER/CNTRLR	773143	33297	UPD7210 (C OR D)	1	
U 29	* IC, LSTTL, OCTAL GPIB XCVR W/OPEN COL	585224	01295	SN75160BN	1	
U 30	* IC, LSTTL, OCTAL GPIB ACTV PULL-UP XCVR	585232	01295	SN75161BN	1	
U 31	* IC, CMOS, OCTAL BUS TRANSCIEVER	722017	27014	MM74HCT245N	1	
U 34, 38, 39	* IC, CMOS, OCTAL D F/F W/RESET	743286	18324	N74HCT273N	3	
U 35- 37, 45	* IC, CMOS, OCTAL D TRANSPARENT LATCH	743294	01295	SN74HCT373N	4	
U 40	* IC, ARRAY, 7 TRANS, NPN, DARLINGTON PAIRS	454116	01295	ULN2003AN	1	
U 43	* IC, CMOS, QUAD 2 INPUT OR GATE	817312	04713	MC74HC32N	1	
XU 1	SOCKET, IC, 64 PIN	483842	00779	643575-3	1	
XU 2- 5	SOCKET, IC, 32 PIN	807156	00779	2-644018-3	4	
XU 6- 10	SOCKET, IC, 28 PIN	448217	91506	228-AG39D	5	
XU 11, 15	SOCKET, IC, 20 PIN	454421	00779	2-640464-1	2	
XU 28	SOCKET, IC, 40 PIN	429282	00779	2-640379-1	1	
Y 1	CRYSTAL, 8.00MHZ QUARTZ HC-18U	707133	89536	707133	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS


Table 8-10. A13 Controller PCA (cont.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T E
-A>-NUMERICS-----> S-----DESCRIPTION-----	--NO--	-CODE-	-OR GENERIC TYPE-----		-E-
Z 1- 11, 14,	RES,CERM,SIP,10 PIN,9 RES,4.7K,+2*	484063	91637 CSC10A-01-472G	17	
Z 17, 21- 23,		484063			
Z 25		484063			
Z 12, 16, 19	RES,CERM,SIP,6 PIN,5 RES,4.7K,+2*	494690	91637 CSC06A-01-472G	3	
Z 20, 24	RES,CERM,DIP,16 PIN,8 RES,120,+5*	448423	91637 MDP16-03-121J	2	

An * in 'S' column indicates a static-sensitive part.

NOTES:

NOTE 1 = U2-U5 are a match set. If one fails replace all four.



6082A-1643

Figure 8-10. A13 Controller PCA

LIST OF REPLACEABLE PARTS

Table 8-11. A14 FM PCA
(See Figure 8-11.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T
-A>-NUMERIC->> S-----DESCRIPTION-----	-NO--	-CODE-	-OR GENERIC TYPE-----	-E-	
C 1, 8	416982	62643	SM35VB1008X11LL	2	
C 2, 4, 10,	853403	19701	R569C13U2JHWHAP	4	
C 11	853403				
C 5, 7, 22,	837526	40402	MKT1823 104 05 6	29	
C 27, 29, 30,	837526				
C 35, 37, 40-	837526				
C 42, 61, 65,	837526				
C 66, 77- 87,	837526				
C 90- 92, 97	837526				
C 6, 12, 16,	807966	04222	SR595A102GAATRIA	10	
C 23, 25, 26,	807966				
C 28, 31, 71,	807966				
C 76	807966				
C 9	733212	91293	8C52	1	
C 13	512970	04222	SR151A560GAT	1	
C 14	528505	04222	SR215A561JAT	1	
C 17, 18	357392	56289	199D826X0020FA2	2	
C 19	543256	51406	RPE110COK1R2C1	1	
C 20, 24	837609	04222	SR151A101GAATRIA	2	
C 21	812149	04222	SR071A3R9CAATRIA	1	
C 32, 33, 60	875422	56289	199D686X016EE2	3	
C 34, 59, 68,	816512	56289	199D106X0035DG2	4	
C 69	816512				
C 36	446450	56289	199D686X5025FA2	1	
C 38	658898	04222	SR595A271JAATRIA	1	
C 39	528554	04222	SR215A332JAA	1	
C 43	807610	56289	199D156X0020DG2	1	
C 44	832618	04222	SR215A202JAT	1	
C 45	733089	60935	185-2/1/K/0050/R/A/B	1	
C 46	715037	60935	185-2/0.01/K/0050/R/A/B	1	
C 47	844811	68919	FKP2 471F 100V	1	
C 48	715268	60935	185-2/.022/K/0050/R/A/B	1	
C 49, 52, 53,	838474	04222	SR071A331JAATRIA	5	
C 64, 67	838474				
C 50	866889	68919	FKP2 222F 100V	1	
C 51, 88	854513	68919	FKP2472J63V	2	
C 54- 56	519074	56289	199D226X0015DA2	3	
C 57, 58	845149	56289	199D226X0025DG2	2	
C 62	422980	84411	JF-86 7150 F 50	1	
C 63	812123	04222	SR291A470GAATRIA	1	
C 70	422998	84411	JF-86 7862 F 50	1	
C 72, 89	697409	60935	185-2/0.47/K/0050/R/A/B	1	
C 73	866892	68919	FKP2 681F 100V	1	
C 75	631416	51406	T203R121FR174	1	
C 93	697417	56289	199D105X0035AG2	1	
C 94	743351	04222	SR595A681JAATRIA	1	
C 95, 96, 101,	714774	56289	199D106X0025CG2	4	
C 102	714774				
C 98	830612	04222	SR595A332JAATRIA	1	
C 99	816710	04222	SR301A682JAATRIA	1	
C 100	721142	04222	SR595A121JAAR1AT	1	
C 103, 107	658971	56289	199D226X0010CG2	2	
C 104	832717	04222	SR595A182JAATRIA	1	
C 105, 106	866897	56289	199D336X9006CG2	2	
CR 1- 8	741504	25403	BB405B	8	
CR 13	875591	0GNL3	BA483-143	1	
CR 14	357848	04713	SZF2018	1	
CR 15, 17, 20-	313247	28480	5082-6264 T25	8	
CR 24, 33	313247				
CR 18, 19, 25,	698720	65940	1N4448	4	
CR 26	698720				
CR 27, 28, 30-	659516	03508	1N4448	5	
CR 32	659516				
CR 35	866772	04713	IN751ARR1	1	
CR 36	853788	04713	1N5239BRR1	1	
J 2, 4, 6,	866764	00779	645991-3	21	
J 7	866764				
J 3	376418	22526	75060-012	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS

Table 8-11. A14 FM PCA (cont.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T
-A>-NUMERIC--> S	-----NO--	-CODE-	-OR GENERIC TYPE-----	QTY-	-E-
K 1, 2	461434	71707	1203-0085	2	
K 4	733063	61529	DS2E-S-DC5V	1	
L 1	845057	02113	142-05J08S	1	
L 2, 3	174714	24759	MR-3.3	2	
L 4	413864	24759	MR-3.9	1	
L 5	363184	24759	MR-6800	1	
L 6	861138	89536	861138	1	
L 7	147801	24759	MR-2200	1	
L 8- 16, 18- 20, 22- 24	320911	89536	320911	15	
L 17, 21					
MP 19- 21, 23- MP 28	463448	89536	463448	2	
	267500	00779	87623-1	11	
	267500				
Q 1, 2	* 403634	17856	J2765	2	
Q 3	* 832170	04713	MPS6520RLRA	1	
Q 4	* 844993	55464	MPS6522	1	
Q 5, 8, 9	* 698290	04713	MPS6562RLRA	3	
Q 6, 7	* 685404	04713	SPS8763RLRA	2	
Q 10	* 875401	04713	MPS918RLRA	1	
Q 11	* 248351	04713	MPS918	1	
Q 12, 13	* 875385	04713	2N5771RLRA	2	
Q 14, 15, 18	* 477729	18324	SD213EE	3	
Q 16	* 783308	17856	SD215DE	1	
Q 17	* 640516	17856	V11809	1	
R 1, 7	866736	59124	CF1-4 VT 182 J B	2	
R 2, 3	573097	59124	CF1-4 361 J B	2	
R 4	246975	01121	BB3035	1	
R 5, 6	719815	91637	CMF55 2001 F T-1	2	
R 8, 9, 112, R 113	822189	59124	CF1-4 VT 470 J B	4	
R 10	822189				
R 11, 21, 22	261800	01121	BB1531	1	
R 12, 15	321125	01121	BB1001	3	
R 13, 14, 16	261818	01121	BB6801	2	
R 17, 19	261826	01121	BB1011	3	
R 18, 20	641068	59124	CF1-4 560 J B	2	
R 24	186031	01121	EB2215	2	
R 25, 67, 86	875372	59124	CF1-4VT 133 J B	1	
R 26, 27	810432	59124	CF1-4 VT 152 J B	3	
R 28, 29, 73	747527	59124	CF1-4 VT 361 J B	2	
R 30, 50	851840	59124	CF1-4 VT 222 J B	3	
R 31, 32, 108, R 110, 111	658963	59124	CF1-4 VT 104 J B	2	
R 33	816629	59124	MF50DVT2001F REEL	5	
R 34	816629				
R 35, 107	272914	01121	BB3301	1	
R 36	810465	59124	CF1-4 VT 101 J B	1	
R 37	393728	80294	3299W-1-102	2	
R 38	810523	59124	MF50DVT2491F REEL	1	
R 39	721548	59124	MF55D4991F	1	
R 40, 127	721795	59124	MF50DVT5491F REEL	1	
R 41	493593	80294	3299W-1-502	1	
R 42, 137	866681	59124	MF50DVT4530F REEL	2	
R 43	855270	91637	CMF55 68R1 F T-1	1	
R 44, 119	810457	59124	CF1-4 VT 202 J B	2	
R 45	757799	59124	CF1-4 VT 123 J B	1	
R 46	234443	80294	3329H-1-203	2	
R 47	320861	80294	3329H-1-500	1	
R 48	866710	59124	CF1-4 VT 242 J B	1	
R 49, 63, 88, R 117	697102	59124	CF1-4 VT 103 J B	1	
R 51	780585	59124	CF1-4 VT 102 J B	1	
R 52	193045	80294	3329H-1-104	4	
R 53	193045				
R 54	573196	59124	CF1-4 122 J B	1	
R 55	855259	91637	CMF55 36R5 F T-1	1	
R 56	715391	01121	BB4305	1	
R 57	855262	91637	CMF55 39R2 F T-1	1	
R 58, 65, 90, 93, 121	719757	91637	CMF55 1820 F T-1	1	
R 59	721787	59124	CF1-4 VT 473 J B	1	
R 60	573212	59124	CF1-4 152 J B	1	
	721571	59124	CF1-4 VT 472 J B	5	
	721571				
	574970	59124	CF1-4 821 J B	1	
	573014	59124	CF1-4 101 J B	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS

Table 8-11. A14 FM PCA (cont.)

REFERENCE DESIGNATOR	DESCRIPTION	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T
-A>-NUMERICS-->	S-----DESCRIPTION-----	--NO--	-CODE-	-OR GENERIC TYPE-----		-E-
R 61	RES,CF,10K,+5%,0.25W	573394	59124	CF1-4 103 J B	1	
R 62,128,130	RES,CF,1K,+5%,0.25W	573170	59124	CF1-4 102 J B	3	
R 64	RES,MF,150K,+1%,0.125W,100PPM	866327	91637	CMF55 1503 F T-1	1	
R 66	RES,MF,8.45K,+1%,0.125W,100PPM	866673	59124	MFS0DVT8451F REEL	1	
R 74	RES,MF,499,+1%,0.125W,100PPM	866686	59124	MFS0DVT4990F REEL	1	
R 75, 81	RES,CF,36,+5%,0.25W	643817	59124	CF1-4 360 J B	2	
R 76, 82	RES,CC,510,+5%,0.5W	108951	01121	EB5115	2	
R 77, 84	RES,MF,4.99K,+1%,0.125W,100PPM	714923	91637	CMF55 4991 F T-1	2	
R 78, 83	RES,MF,10K,+1%,0.125W,100PPM	719476	91637	CMF55 1002 F T-1	2	
R 79	RES,MF,22.6K,+1%,0.125W,100PPM	866301	91637	CMF55 2262 F T-1	1	
R 80	RES,MF,44.2K,+1%,0.125W,25PPM	844675	91637	CMF55 4422 F T-9	1	
R 85	RES,CF,3.6K,+5%,0.25W	866715	59124	CF1-4 VT 362 J B	1	
R 87	RES,MF,47.5K,+1%,0.125W,100PPM	866665	59124	MFS0DVT4752F REEL	1	
R 89,123	RES,CF,33K,+5%,0.25W	733667	59124	CF1-4 VT 333 J B	2	
R 91, 92	RES,CF,3.3K,+5%,0.25W	854554	59124	CF1-4VT 332J B	2	
R 94,146	RES,VAR,CERM,100,+20%,0.5W	193052	80294	3329H-1-101	2	
R 95	RES,MF,442K,+1%,0.125W,100PPM	866678	59124	MFS0DVT4423F REEL	1	
R 96	RES,CF,1M,+5%,0.25W	649970	59124	CF1-4 VT 105 J B	1	
R 97	RES,CF,5.1K,+5%,0.25W	866723	59124	CF1-4 VT 512 J B	1	
R 98,101	RES,MF,7.5K,+1%,0.125W,100PPM	866660	59124	MFS0DVT7501F REEL	2	
R 99	RES,CF,4.7M,+5%,0.25W	866731	59124	CF1-4 VT 475 J B	1	
R 100	RES,CF,1.2M,+5%,0.25W	866728	59124	CF1-4 VT 125 J B	1	
R 102	RES,VAR,CERM,200,+20%,0.5W	226050	80294	3329H-1-201	1	
R 103,144	RES,MF,887,+1%,0.125W,100PPM	866652	59124	MFS0DVT8870F REEL	2	
R 104	RES,VAR,CERM,200,+10%,0.5W	275743	80294	3386R-1-201	1	
R 105	RES,MF,2.15K,+1%,0.125W,100PPM	866699	59124	MFS0DVT2151F REEL	1	
R 106,109,135, 136	RES,CF,470,+5%,0.25W	854567	59124	CF1-4 VT 471 J B	4	
R 114	RES,MF,3.01K,+1%,0.125W,100PPM	866694	59124	MFS0DVT3011F REEL	1	
R 115	RES,VAR,CERM,5K,+20%,0.5W	226084	80294	3329H-1-502	1	
R 116	RES,CF,82K,+5%,0.25W	655027	59124	CF1-4 VT 823 J B	1	
R 118	RES,MF,15K,+1%,0.125W,100PPM	866702	59124	MFS0DVT1502F REEL	1	
R 120	RES,MF,549,+1%,0.125W,100PPM	820332	59124	MFS0DVT5490F REEL	1	
R 122	RES,CC,100,+10%,0.25W	193185	01121	CB1011	1	
R 124,142	RES,CF,330K,+5%,0.25W	866707	59124	CF1-4 VT 334 J B	2	
R 126	RES,MF,49.9,+1%,0.125W,100PPM	820266	59124	MFS0DVT49R9F REEL	1	
R 129,131,132	RES,CF,200,+5%,0.25W	573055	59124	CF1-4 201 J B	3	
R 133	RES,MF,499,+1%,0.125W,100PPM	816462	91637	CMF55 4990 F T-1	1	
R 134	RES,MF,604,+1%,0.125W,100PPM	832030	91637	CMF55 6040 F T-1	1	
R 138	RES,CF,3K,+5%,0.25W	810366	59124	CF1-4 VT 302 J B	1	
R 139,141	RES,VAR,CERM,100,+10%,0.5W	275735	80294	3386R-1-101	2	
R 140	RES,VAR,CERM,500,+10%,0.5W	325613	80294	3386R-1-501	1	
R 145	RES,VAR,CERM,2K,+20%,0.5W	226076	80294	3329H-1-202	1	
R 147	RES,MF,665,+1%,0.125W,100PPM	875398	59124	MFL-8VT 6650 F REEL	1	
R 148	RES,VAR,CERM,200K,+20%,0.3W	757245	80294	3362U-1-204R	1	
R 149	RES,MF,200K,+1%,0.125W,100PPM	719831	91637	CMF55 2003 F T-1	1	
RT 1	THERMISTOR,DISC,NEG.,10K,+10%,25C	104596	15801	140-103LAG-A01	1	
TP 1, 2, 4,	JUMPER,WIRE,NONINSUL,0.200CTR	816090	91984	150T1	8	
TP 5, 8- 10,		816090				
TP 15		816090				
TP 3, 6, 7,	TERM,FASTON,TAB,.110,SOLDER	512889	00779	62395-1	5	
TP 11, 12		512889				
U 1- 3	* IC,BPLR,MONOLITHIC UWAVE AMP,SEL GAIN	867049	28480	QPMA-0385	3	
U 4	* IC,ECL,DUAL D M/S F/F,W/SET&RESET	454959	04713	MCL10131P	1	
U 5	* IC,OP AMP,QUAD,LOW NOISE	851829	06665	OP470FY	1	
U 6	* IC,ALSTTL,HEX INVERTERS	837716	01295	SN74ALS04BN	1	
U 7, 12, 19	* IC,LSTTL,DUAL D F/F,+EDG TRG,W/CLR	393124	01295	SN74LS74AN	3	
U 8, 22, 51	* IC,LSTTL,QUAD 2 INPUT NAND GATE	393033	01295	SN74LS00N	3	
U 9, 14	* IC,LSTTL,DUAL DIV BY 2, DIV BY 5 CNTR	483594	01295	SN74LS390N	2	
U 10, 16, 17	* IC,LSTTL,DUAL 4 INPUT NAND GATE	393280	01295	SN74LS20N	3	
U 11	* IC,LSTTL,SYNC DIVIDE BY 16 BIN CNTR	393231	01295	SN74LS193N	1	
U 13, 49	* IC,FTTL,DUAL 4-INPUT MULTIPLEXER	659912	04713	MC74F153N	2	
U 15	* IC,LSTTL,TRIPLE 3 INPUT NOR GATE	393090	04713	SN74LS27N	1	
U 18	* IC,LSTTL,QUAD 2 INPUT NOR GATE	393041	01295	SN74LS02N	1	
U 20	* IC,LSTTL,RETRG MONOSTAB MULTIVB W/CLR	412734	01295	SN74LS122N	1	
U 21	* IC,FTTL,DUAL D F/F,+EDG TRG,W/CL&SET	659508	04713	MC74F74N	1	
U 23	* IC,BPLR 10BIT DAC,10BIT ACCUR,CUR OUT	477760	24355	AD561D	1	
U 24	* IC,CMOS,DUAL SPDT ANALOG SWITCH	853598	17856	DG303ACJ	1	
U 25	* IC,OP AMP,LO-NOISE,PLASTIC DIP	854216	06665	OP27GP	1	
U 27	* IC,COMPARATOR,GENERAL PURPOSE,DIP	845065	64155	LT1011ACN8	1	
U 29	* IC,16V8,LOG ARRAY,6080A-90203	855056	12040	855056	1	
U 30	* IC,CMOS,3-8 LINE DCDR W/ENABLE	773036	01295	SN74HC138N	1	

An * in 'S' column indicates a static-sensitive part.


LIST OF REPLACEABLE PARTS

Table 8-11. A14 FM PCA (cont.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T E
-A> NUMERICS----->	S-----	DESCRIPTION-----	--NO-- -CODE- -OR GENERIC TYPE-----	TOT QTY	-E-
U 32	*	IC, CMOS, 8-1 LINE MUX/DEMUX ANALOG SW	836304 04713	1	
U 33	*	IC, 16VS, LOG ARRAY, 608CA-90204	855143 12040	1	
U 35	*	IC, CMOS, QUAD SPST ANALOG SWITCH	620948 24355	1	
U 36, 39, 43,	*	IC, DMOS, FET QUAD SWITCH	507228 17856	1	
U 47	*		507228	4	
U 37, 45, 46	*	IC, COMPARATOR, QUAD, 14 PIN DIP	387233 04713	3	
U 38	*	IC, OP AMP, DUAL, LOW NOISE, LOW CURRENT	855130 06665	1	
U 40, 41	*	IC, OP AMP, PRECISION, LOW NOISE	816744 06665	2	
U 42	*	IC, BPLR, ANALOG MULTIPLIER	845151 24355	1	
U 44	*	IC, FTTL, HEX INVERTER	634444 04713	1	
U 48	*	IC, LSTTL, HEX INVERTER	393058 01295	1	
U 50	*	IC, OP AMP, LO-NOISE, 8 PIN DIP	477745 18324	1	
Z 1		RES, CERM, SIP, 6 PIN, 5 RES, 4.7K, +-2%	494690 91637	1	
Z 2		RES, CERM, SIP, 10 PIN, 9 RES, 100K, +-2%	461038 91637	1	
Z 3		RES, CERM, SIP, 6 PIN, 5 RES, 100K, +-2%	412726 91637	1	
Z 4		RES, CERM, SIP, 6 PIN, 5 RES, 510, +-2%	459974 91637	1	
Z 5		RES NET THK FILM TESTED	858378 89536	1	
Z 6		RES NET THK FILM TESTED	851118 89536	1	
Z 7		RES NET THK FILM TESTED	851170 89536	1	
Z 8		RES, CERM, SIP, 10 PIN, 9 RES, 4.7K, +-2%	484063 91637	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS



6082A-1645

Figure 8-11. A14 FM PCA

LIST OF REPLACEABLE PARTS

Table 8-12. A15 Power Supply PCA
(See Figure 8-12.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T T -E-
-A>-NUMERICS-----> S-----DESCRIPTION-----	--NO--	-CODE-	-OR GENERIC TYPE-----	QTY-	-E-
C 1	782391	62643	KME50VB102M16X25LL	1	
C 2, 3	844725	62643	KME10VR223M35X30TV4	2	
C 4, 10, 17,	832675	56289	199D475X0050DG2	9	
C 22, 24, 29,	832675				
C 32, 43, 47	832675				
C 5	867937	62643	KME25VR183M35X40TV4	1	
C 6	614990	62643	KME35VN103K31X42LLV	1	
C 7	574160	62643	KME80VN471K23X27LLV	1	
C 8, 13, 16,	837526	40402	MKT1823 104 05 6	10	
C 21, 23, 30,	837526				
C 41, 42, 44,	837526				
C 53	837526				
C 9, 28	807644	56289	199D475X0025BG2	2	
C 11, 12, 19,	436113	68919	MKS4224K100V	5	
C 26, 27	436113				
C 14, 40	460279	62643	SM35VB221M10X20FTV	2	
C 15	408682	56289	199D227X006FA2	1	
C 16, 25	357780	56289	199D220X0025DES	2	
C 20, 38	368613	60705	562C0B0CK102EC471K	2	
C 31, 48	417683	56289	199D106X0035DA2	2	
C 33, 34	697433	56289	199D225X9035BG2	2	
C 35	807602	56289	199D685X0035DG2	1	
C 36, 37, 50,	816181	04222	SR071C102MAATRIA	4	
C 51	816181				
C 39	706812	60705	561CR3LRE102EE680K	1	
C 46	528547	04222	SR215A182JAT	1	
C 49	747493	62643	KMC50VB471M16X25LLV	1	
CR 1, 13	296509	30800	KBP 02M	2	
CR 2, 3	267807	04713	1N970B	2	
CR 4, 8	741322	04713	MBR1545CT	2	
CR 5, 9, 15	698662	04713	1N753A-SR4348RL	3	
CR 6, 7, 12,	116111	04713	1N5392	4	
CR 14	116111				
CR 10	810275	65940	1N968BT-88	1	
CR 11	832576	04713	1N968B	1	
CR 16	172148	04713	CZG20121RL	1	
CR 17	820423	04713	1N746ARR1	1	
CR 20	483446	04713	1N5342B	1	
CR 21	659516	03508	1N4448	1	
H 1- 4, 14	485417	86928	5607-50	5	
H 5, 6, 13	558866		COMMERCIAL	3	
H 7, 10, 11,	772236		COMMERCIAL	4	
H 15	772236				
H 8, 9	740761		COMMERCIAL	2	
H 12	740753		COMMERCIAL	1	
H 16	393785	24347	KF2-6322C	1	
J 1	512160	27264	09-80-1123	1	
J 2	512186	27264	09-80-1053	1	
J 3, 4	854807	00779	1-641216-5	1	
J 7	602698	00779	640456-2	2	
MP 1, 3	386235	13103	6032D.380-2.000-.500	2	
MP 2	853759	13103	6298B-2-P3-G5-1/BAG	1	
MP 4, 5	534453	55285	7403-09FR-54	2	
MP 7, 8	853754	13103	6398B-P3-CNE62-GF-1/BAG	2	
MP 9	740738	91502	7-423BA	1	
MP 10, 11	351882	9W423	9533B-B-0632	2	
MP 13- 30	267500	00779	87623-1	18	
MP 31	879205	89356	879205	1	
Q 1, 2	831255	61752	1RC530-007	2	1
Q 3	413013	04713	T2800B	1	
Q 4	742643	04713	2N5062	1	
Q 5	816298	04713	MPS8099RLRA	1	
R 1	342626	59124	CF1-4 221 J B	1	
R 2	108399	01121	EB6821	1	
R 3	148015	01121	CB8215	1	
R 4	148130	01121	CB2235	1	
R 5	193367	01121	CB4335	1	
R 6	306076	91637	CMP55 47R5 F T-1	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS


Table 8-12. A15 Power Supply PCA (cont.)

REFERENCE DESIGNATOR	DESCRIPTION	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T E
-A>-NUMERICS-->	S-----	---NO---	-CODE-	-OR GENERIC TYPE-	-----	-E-
R 7	RES,MF,267,+1%,0.125W,100PPM	866223	91637	CMF55 2670 F T-1	1	
R 8, 9, 14,	RES,MF,4.75K,+1%,0.125W,100PPM	720276	91637	CMF55 4751 F T-1	5	
R 15, 31		720276				
R 10- 13	RES,MF,221K,+1%,0.125W,25PPM	706465	91637	CMF55 2213 F T-9	4	
R 16	RES,MF,4.42K,+1%,0.125W,100PPM	288514	91637	CMF55 4421 F T-1	1	
R 17, 25	RES,MF,2.21K,+1%,0.125W,100PPM	347476	91637	CMF55 2211 F T-1	2	
R 18	RES,MF,57.6,+1%,0.125W,100PPM	305946	91637	CMF55 57R6 F T-1	1	
R 19	RES,MF,66.5K,+1%,0.125W,100PPM	866322	91637	CMF55 6652 F T-1	1	
R 20	RES,CC,2.4K,+5%,0.5W	108902	01121	EB2425	1	
R 21, 34, 44	RES,CF,10K,+5%,0.25W	697102	59124	CF1-4 VT 103 J B	3	
R 22, 28, 42	RES,MF,22.1K,+1%,0.125W,100PPM	719898	91637	CMF55 2212 F T-1	3	
R 24	RES,CC,3K,+5%,0.25W	193508	01121	CB3025	1	
R 26	RES,MF,732,+1%,0.125W,100PPM	720508	91637	CMF55 7320 F T-1	1	
R 27	RES,MF,442,+1%,0.125W,100PPM	340802	91637	CMF55 4420 F T-1	1	
R 29	RES,CC,100,+10%,0.5W	108100	01121	EB1011	1	
R 30	RES,CF,1,+5%,0.25W	572883	59124	CF1-4 1R0 J B	1	
R 32	RES,MF,115,+1%,0.125W,100PPM	866186	91637	CMF55 1150 F T-1	1	
R 33	RES,MF,2.67K,+1%,0.5W,100PPM	161430	91637	CMF65 2671 F T-1	1	
R 35	RES,MF,127,+1%,0.125W,100PPM	866199	91637	CMF55 1270 F T-1	1	
R 36	RES,MF,3.65K,+1%,0.5W,100PPM	247650	91637	CMF65 3651 F T-1	1	
R 37	RES,CC,2.4K,+5%,0.25W	193433	01121	CB2425	1	
R 38, 39	RES,CC,1K,+5%,0.5W	108597	01121	EB1025	2	
R 40	RES,MF,4.02K,+1%,.125W,25PPM	851480	91637	CMF55 4021 F T-9	1	
R 41	RES,VAR,CERM,5K,+10%,0.5W	355503	80294	3386W-W91-502	1	
R 52	RES,CF,20K,+5%,0.25W	697110	59124	CF1-4 VT 203 J B	1	
TP 1- 22	TERM,FASTON,TAB,.110,SOLDER	512889	00779	62395-1	22	
U 1	* IC,OP AMP,QUAD,HIGH SPEED,LOW NOISE	845016	06665	OP471FY	1	
U 2	* IC,OP AMP,SELECTED GBW 600KHZ	418566	18324	LM358	1	
U 3	* IC,COMPARATOR,QUAD,14 PIN DIP	387233	04713	LM339N	1	
U 4	* IC,VOLT REG,FIXED,+24 VOLTS,1.5 AMPS	604074	04713	MC7824CT	1	
U 5	* IC,VOLT REG,FIXED,-5 VOLTS,1.5 AMPS	394551	04713	MC7905CT	1	
U 6	* IC,VOLT REG,FIXED,-15 VOLTS,1.5 AMPS	413179	04713	MC7915CT	1	
U 7	* IC,VOLT REG,HIGH VOLTAGE	723353	27014	LM317HVK	1	
U 8, 9	* IC,VOLT REG,ADJ,1.2 TO 37 V,1.5 AMPS	460410	27014	LM317T	2	

An * in 'S' column indicates a static-sensitive part.

NOTES:

NOTE 1 = Includes H1-H5. SPACER,BROACH,RND,SS,.143ID,.250 484865 24347 KFSE-.143-8 5



6082A-1670


Figure 8-12. A15 Power Supply PCA

LIST OF REPLACEABLE PARTS

Table 8-13. A16 IEEE-488 Connector PCA
(See Figure 8-13.)

REFERENCE DESIGNATOR	S	DESCRIPTION	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N
-A>-NUMERICS			--NO--	--CODE--	--OR GENERIC TYPE--		-E-
H	3, 4	SPACER, SWAGED/BROACH, RND, BR, 6-32, .187	854666	55566	7332B-632-B-14	2	
J	2	CONN, MICRO-RIBBON, REC, PWB, 24 POS	851675	52500	57-20240-23	1	
J	3	CONN, D-SUB, PWB, 9 SCKT	811430	00779	747150-8	1	
MP	1- 34	PIN, SINGLE, PWB, 0.025 SQ	267500	00779	87623-1	34	
S	1, 2	SWITCH, SLIDE, SPDT, LOW PROFILE	810887	95146	SSB-12	2	
S	3	SWITCH, SLIDE, DPDT	452862	79727	GS113-(0018)-G20-32	1	

An * in 'S' column indicates a static-sensitive part.



6082A-1671


Figure 8-13. A16 IEEE-488 Connector PCA

LIST OF REPLACEABLE PARTS

Table 8-14. A19 Switch PCA
(See Figure 8-14.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T
-A>-NUMERICS--> S	--NO--	-CODE-	-OR GENERIC TYPE----	QTY-	-E-
DT 1, 2					
MP 1					
MP 2					
MP 3					
* ISOLATOR, OPTO, OPTICAL SWITCH, INFRARED	523530	09214	H22A1	2	
SOCKET, 1 ROW, PWB, 0.100CTR, 16 POS	447102	30035	SS-109-1-16	1	
SOCKET, 1 ROW, PWB, 0.100CTR, 7 POS	520809	30035	SS-109-1-07	1	
HEADER, 1 ROW, .100CTR, RT ANG, 36 PIN	563403	22526	65524-136	1	

An * in 'S' column indicates a static-sensitive part.



6082A-1651


Figure 8-14. A19 Switch PCA

LIST OF REPLACEABLE PARTS

Table 8-15. A22 Delay Line Assembly
(See Figure 8-15.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T -E
-A>-NUMERICS-----> S-----DESCRIPTION-----	--NO--	-CODE-	-OR GENERIC TYPE-----	QTY-	-E-
C 1	807206	51406	MA18CR4BPT	1	
C 418	494781	51406	GRH708COG100J200VPT	1	
C 419, 420	513226	04222	SR151A330GAA	2	
C 421	362756	04222	SR291A680GAATRIA	1	
C 431	514133	51406	GRH708COG101J200VPT	1	
H 1- 4	853986		COMMERCIAL	4	
J 1- 3	376418	22526	75060-012	3	
J 4	512855	74970	142-0299-046	1	
L 403	844907	52763	5087226-613	1	
L 404	257154	24759	MR-0.10	1	
MP 1, 3	861096	89536	861096	2	
MP 2, 4	868901	89536	868901	2	
MP 5	149443	89536	149443	5	
MP 6- 14	277418	00779	1-87022-3	9	
P 4	520114	7K354	2001-7585-00	1	
R 418, 419	* 746271	91637	CRCW1206-51R0JB02	2	
R 420	799650	91637	CCF-5051R1F	1	
R 421	799635	91637	CCF-501002F	1	
TP 1, 2	512889	00779	62395-1	2	
U 403	* 860650	89536	860650	1	
U 404	512103	1AV65	TFM-2H-8	1	
W 8	860783	89536	860783	1	
W 9	267567	89536	267567	1	

An * in 'S' column indicates a static-sensitive part.



MP3, 4



P4

A22

6082A-2701

Figure 8-15. A22 Delay Line Assembly

LIST OF REPLACEABLE PARTS



6082A-1668

Figure 8-15. A22 Delay Line Assembly (cont)

LIST OF REPLACEABLE PARTS

Table 8-16. A31 Output PCA
(See Figure 8-16.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T -E-
-A>-NUMERICS-->	S-----DESCRIPTION-----	--NO--	--OR GENERIC TYPE-----	QTY-	
C 1, 6, 19	CAP, CER, 4700PF, +-10%, 50V, X7R, 1206	832279	04222 12061C472KAT050B	3	
C 2, 5, 10,	CAP, CER, 180PF, +-5%, 50V, COG, 0805	853361	04222 08055A181JAT065B	4	
C 13		853361			
C 3, 4, 11,	CAP, CER, 270PF, +-5%, 50V, COG, 0805	875919	04222 08055A271JAT050R	5	
C 12, 57		875919			
C 7, 14- 16,	CAP, CER, 3300PF, +-10%, 25V, X7R, 0805	602870	04222 08051C332KAT050R	22	
C 18, 21- 23,		602870			
C 28- 31, 34,		602870			
C 38, 40, 42,		602870			
C 124, 125, 127,		602870			
C 128, 144, 146		602870			
C 9, 56, 58	CAP, CER, 100PF, +-5%, 50V, COG, 0805	514133	51406 GRH708COG101J200VPT	3	
C 17, 45, 47	CAP, CER, 33PF, +-5%, 50V, COG, 0805	875989	51406 GRH08COG330J200AL	3	
C 20, 24- 26,	CAP, POLYES, 0.1UF, +-20%, 50V	837526	40402 MKT1823 104 05 6	26	
C 35, 37, 39,		837526			
C 61- 64, 73,		837526			
C 76, 79, 80,		837526			
C 84, 98, 105,		837526			
C 112, 113, 120,		837526			
C 121, 126, 133,		837526			
C 134, 147		837526			
C 27, 36, 51,	CAP, TA, 15UF, +-20%, 20V	807610	56289 199D156X0020DG2	13	
C 65- 67, 100,		807610			
C 111, 114, 118,		807610			
C 119, 141, 143		807610			
C 32, 33	CAP, CER, 47PF, +-5%, 50V, COG, 0805	494633	04222 08055A470JAT050B	2	
C 43, 96	CAP, CER, 100PF, +-2%, 100V, COG	837609	04222 SR151A101GAATR1A	2	
C 44	CAP, CER, 8.2PF, +-0.5PF, 50V, COG, 0805	713982	95275 VJ0805Q8R2DXAT	1	
C 46	CAP, CER, 15PF, +-5%, 50V, COG, 0805	514174	04222 08055A150JAT050R	1	
C 48, 49, 53,	CAP, CER, 12PF, +-5%, 50V, COG, 0805	514232	51406 GRM708COG120J200VPB	4	
C 54		514232			
C 55	CAP, CER, 6.8PF, +-0.5PF, 50V, COG, 0805	875984	51406 GRH708COG6R8D200AL	1	
C 59	CAP, CER, 200PF, +-5%, 50V, COG, 0805	875914	04222 08055A201JAT050R	1	
C 60, 145	CAP, TA, 0.47UF, +-20%, 50V	807990	56289 195D474X0050D2B	2	
C 68	CAP, CER, 0.047UF, +-10%, 50V, X7R, 1505	514273	04222 15055C473KAT050R	1	
C 69	CAP, CER, 0.027UF, +-5%, 50V, X7R, 1206	811687	04222 12065C273KAT060R	1	
C 70	CAP, CER, 0.039UF, +-5%, 50V, X7R, 1206	811679	04222 12065C393JAT060R	1	
C 71, 72, 74,	CAP, CER, 1000PF, +-20%, 100V, X7R	837542	04222 SR151C102MAATR2A	7	
C 110, 122, 123,		837542			
C 130		837542			
C 75, 77	CAP, TA, 68UF, +-20%, 6.3V	821785	56289 199D686X06R3DG2	2	
C 78	CAP, CER, 56PF, +-2%, 100V, COG	876136	04222 SR151A560GAATR2A	1	
C 81, 97, 99,	CAP, CER, 0.22UF, +-20%, 50V, 25U	519157	04222 SR205E224MAT	9	
C 101-103, 106-		519157			
C 108		519157			
C 82	CAP, CER, 10PF, +-2%, 100V, COG	875450	04222 SR151A100GAATR2A	1	
C 83	CAP, CER, 15PF, +-2%, 100V, COG	876169	04222 SR151A150GAATR2A	1	
C 85, 88, 89	CAP, CER, 6.8PF, +-0.25PF, 100V, COH	866553	04222 SR151A6R8CAA	3	
C 86	CAP, CER, 5.6PF, +-0.25PF, 63V, U2J	853403	19701 R569C13U2JHWHAP	1	
C 87	CAP, CER, 33PF, +-2%, 100V, COG	876149	04222 SR151A330GAATR2A	1	
C 90, 91, 148,	CAP, CER, 22PF, +-1%, 50V, COG, 0805	867663	04222 08055A220FAT050R	4	
C 149		867663			
C 92	CAP, CER, 82PF, +-2%, 100V, COG	512350	04222 SR291A820GAATR1A	1	
C 93	CAP, CER, 220PF, +-5%, 100V, COG	512111	04222 SR151A221JAA	1	
C 94, 95	CAP, CER, 270PF, +-5%, 100V, COG	876151	04222 SR151A271JAATR2A	2	
C 104	CAP, CER, 1000PF, +-10%, 50V, X7R, 0805	484378	04222 08055C102KAT060B	1	
C 109	CAP, CER, 560PF, +-5%, 50V, COG, 0805	875922	04222 08055A561JAT050R	1	
C 115, 117, 131	CAP, AL, 22UF, +-20%, 35V, SOLV PROOF	817056	62643 KMA35VB220M6X7PT	3	
C 129	CAP, CER, 22PF, +-5%, 50V, COG	714550	04222 SR595A220JAATR1A	2	
C 135, 138	CAP, PORC, 0.4PF, +-0.1PF, 50V	807206	51406 MA180R4BPT	1	
C 136, 137, 139,	CAP, CER, 1.8PF, +-0.25PF, 50V, COG, 0805	806745	04222 08055A1R8CAT1.3B	5	
C 140, 142		806745			
C 150	WIRE, COPPER, BUS, 26AWG	167288	70903 167288	2	
C 151	CAP, VAR, 9-90PF, 50V, CER	643130	51406 T203R900FR174	1	
CR 1- 4	* DIODE, SI, DUAL, PIN, SOT-23, BATCH MATCH	875570	33025 MA4P274ST	4	
CR 5, 10, 13,	* DIODE, SI, BV= 75.0V, IO=150MA, 500MW	698720	65940 1N4448	10	
CR 17, 21, 23-		698720			
CR 27		698720			
CR 6, 9, 11	* ZENER, UNCOMP, 9.1V, 5%, 28.0MA, 1.0W	459917	12969 U28709	3	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS

Table 8-16. A31 Output PCA (cont.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T
-A>-NUMERIC--> S-----DESCRIPTION-----	--NO--	-CODE-	-OR GENERIC TYPE-----	QTY-	-E-
CR 7, 8	* DIODE,SI,SCHOTTKY BARRIER,MATCHED PR 820555	28480	QSCH-5463	1	
CR 12	* DIODE,SI,SCHOTTKY BARRIER,SMALL SIGNL 313247	28480	5082-6264 T25	1	
CR 14	* DIODE,SI,PIN,RF SWITCHING 875591	OGNL3	BA483-143	1	
CR 15	* DIODE,SI,PIN,SELECTED CT & RS 7402-CT 773192	59365	MX2636	1	
CR 18	* ZENER,UNCOMP,10.0V,10%,20.0MA,0.4W 180406	04713	1N758	1	

LIST OF REPLACEABLE PARTS

LIST OF REPLACEABLE PARTS

LIST OF REPLACEABLE PARTS

LIST OF REPLACEABLE PARTS

Table 8-18. A33 Modulation Control PCA
(See Figure 8-18.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T
-A>-NUMERIC--> S-----DESCRIPTION-----	--NO--	-CODE-	-OR GENERIC TYPE-----	QTY-	-E-
C 8, 9, 12, 16, 18, 20, 21, 23, 24, 27, 28, 30, 32, 36-40, 50, 52-54, 56-59, 72, 74, 79, 83, 84, 88, 89, 92, 101, 103, 105, 107, 111-113, 126, 140	CAP,POLYES,0.1UF,+20%,50V	837526	40402 MKT1823 104 05 6	44	
C 10, 29, 62, 66, 69, 130	CAP,CER,100PF,+2%,100V,COG	837609	04222 SR151A101GAATRIA	6	
C 13, 14	CAP,AL,47UF,+20%,50V,SOLV PROOF	822403	62643 KME50VB47RM6X11RP	2	
C 15	CAP,CER,4.7PF,+0.25PF,100V,COH	875455	04222 SR151A4R7CAATR2A	1	
C 17	CAP,CER,22PF,+5%,50V,COG	714550	04222 SR595A220JAATRIA	1	
C 19, 73, 77, 81, 82	CAP,TA,10UF,+20%,10V	714766	56289 199D106X0010BG2	5	
C 22, 26	CAP,CER,33PF,+2%,50V,COG	715292	04222 SR595A330GAATRIA	2	
C 34	CAP,CER,1500PF,+10%,50V,COG	832600	04222 SR215A152KAT	1	
C 47, 51, 78, 80	CAP,TA,39UF,+20%,6.3V	836890	56289 199D396X06R3DG2	4	
C 48, 49, 75, 76	CAP,TA,10UF,+20%,25V	714774	56289 199D106X0025CG2	4	
C 60, 61, 64, 65	CAP,AL,100UF,+20%,16V,SOLV PROOF	816850	62643 KME16VB101M6.3X11RP	4	
C 67, 68	CAP,AL,22UF,+20%,35V,SOLV PROOF	851766	62643 KRE35VB22RM6X5RP	2	
C 87	CAP,CER,3.3PF,+0.25PF,100V,COJ	816678	04222 SR591A3R3CAATRIA	1	
C 90	CAP,AL,220UF,+20%,25V,SOLV PROOF	816793	62643 KME25VB221M8X11.5RP	1	
C 91	CAP,AL,22UF,+20%,35V,SOLV PROOF	817056	62643 KMA35VB220M6X7PT	1	

LIST OF REPLACEABLE PARTS

Table 8-18. A33 Modulation Control PCA (cont.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T -E-
-A>-NUMERIC--> S-----DESCRIPTION-----	--NO--	-CODE-	-OR GENERIC TYPE-----		
R 80	148874				
R 5	RES,MF,40.2K,+/-1%,0.125W,100PPM	720227	91637 CMF55 4022 F T-1	1	
R 6, 21	RES,CF,47,+/-5%,0.25W	572982	59124 CF1-4 470 J B	2	
R 7, 22	RES,CF,56K,+/-5%,0.25W	641126	59124 CF1-4 563 J B	2	
R 8, 23	RES,VAR,CERM,10K,+/-10%,0.5W	309674	32997 3386R-1-103	2	
R 9, 34	RES,MF,2.15K,+/-1%,0.125W,100PPM	719880	91637 CMF55 2151 F T-1	2	
R 10, 28	RES,VAR,CERM,2K,+/-10%,0.5W	309666	80294 3386R-1-202	2	
R 11	RES,MF,6.81K,+/-1%,0.125W,100PPM	866314	91637 CMF55 6811 F T-1	1	
R 12, 112	RES,MF,4.99K,+/-1%,0.125W,100PPM	714923	91637 CMF55 4991 F T-1	2	
R 13	RES,MF,8.66K,+/-1%,0.125W,100PPM	720557	91637 CMF55 8661 F T-1	1	
R 14	RES,MF,10K,+/-1%,0.125W,100PPM	719476	91637 CMF55 1002 F T-1	1	
R 15	RES,MF,46.4K,+/-1%,0.125W,50PPM	715185	91637 CMF55 4642 B T-2	1	
R 16	RES,MF,1.62K,+/-1%,.125W,100PPM	851506	91637 CMF55 1621 F T-1	1	
R 18	RES,MF,649,+/-1%,0.125W,100PPM	720458	91637 CMF55 6490 F T-1	1	
R 19, 104	RES,MF,365,+/-1%,0.125W,100PPM	459859	91637 CMF55 3650 F T-1	2	
R 20	RES,VAR,CERM,1K,+/-10%,0.5W	393728	80294 3299W-1-102	1	
R 24, 26	RES,MF,20K,+/-1%,0.125W,100PPM	719823	91637 CMF55 2002 F T-1	2	
R 25	RES,MF,66.5K,+/-1%,0.125W,100PPM	866322	91637 CMF55 6652 F T-1	1	
R 27	RES,MF,100K,+/-1%,0.125W,100PPM	719484	91637 CMF55 1003 F T-1	1	
R 29	RES,MF,49.9K,+/-1%,0.125W,100PPM	720334	91637 CMF55 4992 F T-1	1	
R 30, 46	RES,MF,34.8K,+/-1%,0.125W,100PPM	866306	91637 CMF55 3482 F T-1	2	
R 31	RES,MF,16.9K,+/-1%,0.125W,100PPM	866293	91637 CMF55 1692 F T-1	1	
R 32	RES,MF,2.55K,+/-1%,0.125W,100PPM	719955	91637 CMF55 2551 F T-1	1	
R 33, 38, 94	RES,MF,499,+/-1%,0.125W,100PPM	816462	91637 CMF55 4990 F T-1	3	
R 35, 105	RES,MF,634,+/-1%,0.125W,100PPM	720441	91637 CMF55 6340 F T-1	2	
R 36	RES,MF,10K,+/-1%,0.125W,50PPM	706937	91637 CMF55 1002 F T-2	1	
R 37	RES,MF,37.4K,+/-1%,0.125W,100PPM	720177	91637 CMF55 3742 F T-1	1	
R 39	RES,MF,1K,+/-1%,0.125W,100PPM	719468	91637 CMF55 1001 F T-1	1	
R 40	RES,CF,100K,+/-5%,0.25W	573584	59124 CF1-4 104 J B	1	
R 42, 52	RES,MF,24.3K,+/-1%,0.125W,100PPM	719922	91637 CMF55 2432 F T-1	2	
R 43, 51	RES,MF,6.04K,+/-1%,0.125W,100PPM	844667	91637 CMF55 6041 F T-1	2	
R 44	RES,MF,15.4K,+/-1%,0.125W,100PPM	719708	91637 CMF55 1542 F T-1	1	
R 47, 57, 84, 114	RES,CF,10K,+/-5%,0.25W	573394	59124 CF1-4 103 J B	4	
R 49	RES,CF,1K,+/-5%,0.25W	573170	59124 CF1-4 102 J B	1	
R 53	RES,MF,9.31K,+/-1%,0.125W,100PPM	866285	91637 CMF55 9311 F T-1	1	
R 54	RES,MF,3.48K,+/-1%,0.125W,100PPM	832071	91637 CMF55 3481 F T-1	1	
R 55	RES,VAR,CERM,1K,+/-10%,0.5W	275750	80294 3386R-1-102	1	
R 65, 68, 77, 78	RES,CF,30K,+/-5%,0.25W	574251	59124 CF1-4 303 J B	4	
R 66, 76	RES,MF,9.09K,+/-1%,0.125W,100PPM	720573	91637 CMF55 9091 F T-1	2	
R 67, 75, 95, 96, 103	RES,CF,560,+/-5%,0.25W	573147	59124 CF1-4 561 J B	5	
R 70	RES,MF,31.6K,+/-1%,0.125W,100PPM	720060	91637 CMF55 3162 F T-1	1	
R 71	RES,VAR,CERM,5K,+/-10%,0.5W	327569	80294 3386R-1-502	1	
R 72	RES,MF,8.06K,+/-1%,0.125W,100PPM	720524	91637 CMF55 8061 F T-1	1	
R 73	RES,MF,2K,+/-1%,0.125W,100PPM	719815	91637 CMF55 2001 F T-1	1	
R 74	RES,MF,48.7K,+/-1%,0.125W,100PPM	720300	91637 CMF55 4872 F T-1	1	
R 81	RES,MF,845,+/-1%,.125W,100PPM	875513	91637 CMF55 8450 F T-1	1	
R 82	RES,VAR,CERM,50,+/-10%,0.5W	447862	80294 3386R-1-500	1	
R 83	RES,MF,226,+/-1%,0.125W,100PPM	866215	91637 CMF55 2260 F T-1	1	
R 85	RES,CF,1.5K,+/-5%,0.25W	573212	59124 CF1-4 152 J B	1	
R 86	RES,CF,3.3K,+/-5%,0.25W	573287	59124 CF1-4 332 J B	1	
R 88, 91	RES,MF,130,+/-1%,0.5W,100PPM	151134	91637 CMF65 1300 F T-1	2	
R 89	RES,MF,205,+/-1%,0.5W,100PPM	513960	91637 CMF65 2050 F T-1	1	
R 90	RES,CC,1K,+/-5%,0.5W	108597	01121 EB1025	1	
R 92	RES,MF,124,+/-1%,0.125W,100PPM	866194	91637 CMF55 1240 F T-1	1	
R 98, 107	RES,MF,590,+/-1%,0.125W,100PPM	866236	91637 CMF55 5900 F T-1	2	
R 99, 101	RES,VAR,CERM,200,+/-10%,0.5W	275743	80294 3386R-1-201	2	
R 100, 108	RES,MF,1.21K,+/-1%,0.125W,100PPM	719559	91637 CMF55 1211 F T-1	2	
R 102	RES,VAR,CERM,200,+/-10%,0.5W	285148	80294 3386S-1-201	1	
R 106	RES,MF,604,+/-1%,0.125W,100PPM	832030	91637 CMF55 6040 F T-1	1	
R 111	RES,MF,1.82K,+/-1%,.125W,100PPM	851527	91637 CMF55 1821 F T-1	1	
R 119	RES,MF,100,+/-1%,0.125W,100PPM	719450	91637 CMF55 1000 F T-1	1	
R 121	RES,MF,17.4K,+/-1%,0.125W,100PPM	719740	91637 CMF55 1742 F T-1	1	
RT 17	THERMISTOR, DISC, NEG., 10K, +/-10%, 25C	104596	15801 140-103LAG-A01	1	
TP 1	TERM, FASTON, TAB, .110, SOLDER	512889	00779 62395-1	1	
TP 2- 12	JUMPER, WIRE, NONINSUL, 0.200CTR	816090	91984 150T1	11	
TP 13	HEADER, 1 ROW, .100CTR, 2 PIN	643916	00779 103747-2	1	
U 1	* IC, OP AMP, JFET IN, COMPENSTD, 8 PIN DIP	418780	04713 MC34001P	1	
U 3, 16, 28	* IC, COMPARATOR, QUAD, 14 PIN DIP	387233	04713 LM339N	3	
U 4, 7	* IC, OP AMP, LO-NOISE, 8 PIN DIP	495051	18324 N35534N	2	


An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS

Table 8-18. A33 Modulation Control PCA (cont.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N G T E
-A>-NUMERICS--> S	DESCRIPTION	--NO--	-CODE- -OR GENERIC TYPE-	QTY	-E-
U 5, 39	* IC, DMOS, FET QUAD SWITCH	507228	17856 SSD500203	2	
U 6	* IC, CMOS, 12 BIT, 1/2 BIT, UP COMPATIBLE	851647	24355 AD7548KN	1	
U 8	* IC, OP AMP, QUAD JFET INPUT, 14 PIN DIP	659748	01295 TL074CN	1	
U 9	* IC, OP AMP, QUAD, HIGH SPEED, LOW NOISE	845016	06665 OP471FY	1	
U 10	* IC, COMPARATOR, DUAL, LO-PWR, 8 PIN DIP	478354	12040 LM393N	1	
U 11	* IC, CMOS, 8-BIT DAC WITH AMPLIFIER	845008	24355 AD7524JN	1	
U 12	* IC, CMOS, 14BIT DAC, 12BIT ACC, CUR OUT	773101	24355 AD7534KN	1	
U 13	* IC, LSTTL, TRIPLE 3 INPUT AND GATE	393082	01295 SN74LS11N	1	
U 17, 26	* IC, LSTTL, RETRG MONOSTAB MULTIVB W/CLR	404186	01295 SN74LS123N	2	
U 18- 20	* IC, CMOS, 3-8 LINE DCDR W/ENABLE	773036	01295 SN74HC138N	3	
U 21	* IC, OP AMP, JFET INPUT, 22V SUPPLY, DIP	832584	04713 LF356BN	1	
U 22- 25, 35, 3	* IC, CMOS, OCTAL D F/F W/RESET	743286	18324 N74HCT273N	7	
U 38, 40	*	743286			
U 27	* IC, OP AMP, PRECISION, LOW NOISE	816744	06665 OP-37GP	1	
U 30	* IC, COMPARATOR, HI-SPEED, 14 PIN DIP	647115	18324 NE522N	1	
U 31	* IC, FTTL, QUAD 2 INPUT NAND GATE	654640	04713 MC74F00N	1	
U 32, 34	* IC, CMOS, DUAL 12-BIT DAC	845011	24355 AD7537KN	2	
U 36	* IC, OP AMP, DUAL, PRECISION MATCHED	782375	64155 OP227GN	1	
U 37	* IC, VOLT REG, FIXED, -5 VOLTS, 0.5 AMPS	507442	27014 LM79M05CT	1	
U 41	* IC, OP AMP, LO-NOISE, 8 PIN DIP	477745	18324 NE5534AN	1	
Z 2, 4	RES, CERM, DIP, 16 PIN, 8 RES, 10K, +-5%	500710	91637 MDP16-03-103J	2	
Z 3, 7	RES, CERM, DIP, 16 PIN, 8 RES, 10K, 1%	501841	01121 316B103F	2	

An * in 'S' column indicates a static-sensitive part.



6082A-1688

Figure 8-18. A33 Modulation Control PCA

LIST OF REPLACEABLE PARTS


Table 8-19. A35 Attenuator/RPP Assembly
(See Figure 8-19.)

REFERENCE DESIGNATOR	S	DESCRIPTION	FLUKE STOCK NO	MFRS SPLY CODE	MANUFACTURERS PART NUMBER OR GENERIC TYPE	TOT QTY	N O T E
A 7	*	RELAY DRIVER PCA	882022	89536	882022	1	
A 34	*	ATTENUATOR PCA				1	1
H 36, 301-305,		SCREW, PH, P, MAG, SS, LOCK, 6-32, .375	783225	COMMERCIAL		9	
H 307-309			783225				
MP 1	*	ATTENUATOR HOUSING, FILTER ASSY	868948	89536	868948	1	

An * in 'S' column indicates a static-sensitive part.

NOTES:

NOTE 1 = A34 can not be replaced separately. Order entire A35 assembly Fluke P/N 882027.



6082A T&B

Figure 8-19. A35 Attenuator/RPP Assembly


LIST OF REPLACEABLE PARTS

Table 8-20. A35A7 Relay Driver PCA
(See Figure 8-20.)

REFERENCE DESIGNATOR	FLUKE STOCK NO	MFRS SPLY CODE	MANUFACTURERS PART NUMBER OR GENERIC TYPE	TOT QTY	N O T -E
-A-> NUMERICS-----> S-----	DESCRIPTION-----	NO--	NO--		
C 1- 7, 11	CAP, POLYES, 0.1UF, +-20%, 50V	837526	40402 MKT1823 104 05 6	8	
C 8, 9, 12,	CAP, CER, 0.01UF, +-20%, 50V, X7R	816249	04222 SRO75C103MAATR1A	4	
C 13		816249			
C 10, 16	CAP, CER, 0.22UF, +-20%, 50V, Z5U	831982	04222 SR295E224MAATR1A	2	
C 14	CAP, AL, 22UF, +-20%, 35V, SOLV PROOF	851766	62643 KRE35VB22RM6X5RP	1	
C 15	CAP, AL, 4.7UF, +-20%, 50V, SOLV PROOF	851774	62643 KRE50VB4R7MSX5RP	1	
CR 1- 7, 15	* ZENER, UNCOMP, 30.0V, 10%, 4.2MA, 0.4W	272633	04713 1N972A	8	
CR 8, 9	* ZENER, UNCOMP, 7.5V, 5%, 20.0MA, 0.4W	698688	04713 1N755A-SR4348RL	2	
CR 10	* ZENER, UNCOMP, 9.1V, 5%, 14.0MA, 0.4W	386557	04713 1N960B	1	
CR 11- 14, 16,	* DIODE, SI, BV= 75.0V, IO=150MA, 500MW	698720	65940 1N4448	8	
CR 17, 20, 21		698720			
CR 18	* ZENER, UNCOMP, 4.7V, 5%, 20.0MA, 0.4W	524058	04713 1N750A	1	
H 1- 7	SPACER, SWAGE, .250 RND, BR, .150ID, .150	631861	9W423 9L505-B-0256	7	
J 1	HEADER, 2 ROW, 100CTR, RT ANG, 16 PIN	417030	00779 87230-8	1	
L 1- 10	CHOKE, 6TURN	320911	89536 320911	10	
L 11	INDUCTOR, 82UH, +-10%, 14MHZ, SHLD	542290	24759 MR-82	1	
L 12, 13	INDUCTOR, 47UH, +-5%, 26.5MHZ, SHLD	147850	24759 MR-47	2	
P 1- 11	SOCKET, SINGLE, PWB, FOR .042-.049 PIN	866764	00779 645991-3	11	
Q 1- 7, 9	* TRANSISTOR, SI, PNP, T092	698290	04713 MPS6562RLRA	8	
Q 8, 10, 11	* TRANS, SI, NPN, SELECTED IEBO, SMALL SIG	685404	04713 SPS8763RLRA	3	
R 1, 4, 7,	RES, CF, 510, +-5%, 0.25W	573139	59124 CF1-4 511 J B	8	
R 10, 13, 16,		573139			
R 19, 38		573139			
R 2, 5, 8,	RES, CF, 4.7K, +-5%, 0.25W	573311	59124 CF1-4 472 J B	9	
R 11, 14, 17,		573311			
R 20, 39, 41		573311			
R 22, 23	RES, CF, 750, +-5%, 0.25W	573162	59124 CF1-4 751 J B	2	
R 24	RES, CF, 30K, +-5%, 0.25W	574251	59124 CF1-4 303 J B	1	
R 25, 30, 31,	RES, CF, 10K, +-5%, 0.25W	573394	59124 CF1-4 103 J B	5	
R 37, 49		573394			
R 27, 28	RES, MF, 422, +-1%, 0.125W, 100PPM	720235	91637 CMF55 4220 F T-1	2	
R 29, 35, 36,	RES, CF, 1K, +-5%, 0.25W	573170	59124 CF1-4 102 J B	5	
R 42, 45		573170			
R 32	RES, MF, 1.5K, +-1%, 0.125W, 100PPM	719682	91637 CMF55 1501 F T-1	1	
R 33	RES, CF, 56, +-5%, 0.25W	641068	59124 CF1-4 560 J B	1	
R 34	RES, CF, 100K, +-5%, 0.25W	573584	59124 CF1-4 104 J B	1	
R 43	RES, CF, 13K, +-5%, 0.25W	573410	59124 CF1-4 133 J B	1	
R 44, 51- 53	RES, CF, 2K, +-5%, 0.25W	573238	59124 CF1-4 202 J B	4	
R 46	RES, CF, 470, +-5%, 0.25W	573121	59124 CF1-4 471 J B	1	
R 47	RES, CF, 12K, +-5%, 0.25W	573402	59124 CF1-4 123 J B	1	
R 48	RES, CF, 4.3K, +-5%, 0.25W	641100	59124 CF1-4 432 J B	1	
R 50	RES, CF, 5.1K, +-5%, 0.25W	573329	59124 CF1-4 512 J B	1	
TP 1	HEADER, 1 ROW, 100CTR, 6 PIN	478669	00779 103747-6	1	
U 1	* IC, OP AMP, QUAD, JFET INPUT, 14 PIN DIP	483438	01295 TL084CN	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS



6082A-1632

Figure 8-20. A35A7 Relay Driver PCA

LIST OF REPLACEABLE PARTS

Table 8-21. A35A34 Attenuator PCA
(See Figure 8-21.)

REFERENCE DESIGNATOR	FLUKE STOCK NO	MFRS SPLY CODE	MANUFACTURERS PART NUMBER OR GENERIC TYPE	TOT QTY	N O T E
-A> NUMERICS-->	S-----	DESCRIPTION-----			
C 1, 9		CAP, CER, 1000PF, +-20%, 50V, X7R, 0805	514059 04222 08055C102MAT060B	2	
C 2, 3, 5,		CAP, TA, 4.7UF, +-20%, 15V	745976 56289 195D475X0015E2B	4	
C 6			745976		
C 4, 7		CAP, POLYES, 0.1UF, +-20%, 50V	732883 68919 MKS02104P50V	2	
C 8		CAP, CER, 0.22UF, +80-20%, 50V, Y5V, 1206	740597 51406 GRM42-Y5U221Z050PB	1	
CR 1	*	DIODE, SI, SCHOTTKY BARRIER, SMALL SIGNL	535195 28480 5082-2800	1	
CR 2, 3		DIODE, LOW VSWR	819029 89536 819029	2	
H 1- 8		RELAY WASHER	803247 89536 803247	8	
J 1		SOCKET, SINGLE, PWB, FOR 0.034-0.037 PIN	732826 00779 2-332070-7	1	
J 2		CONN, COAX, SMA (M), PWB OR PANEL	512087 21845 2985-6011	1	
K 1, 3, 4,		RELAY, ARMATURE, 2 FORM C, 18VDC	816413 01526 3SDS5002G1	5	
K 6, 7			816413		
K 2, 5, 8		RELAY, SCREENED, HIGH FREQUENCY	812669 89536 812669	3	
L 1, 2		CHOKE, 6TURN	320911 89536 320911	2	
P 1- 11		SOCKET, SINGLE, PWB, FOR .042-.049 PIN	544056 00779 50871-1	11	
R 1, 2, 8,	*	RES, CERM, 200, +-1%, .125W, 100PPM, 1206	772798 91637 CRCW1206-2000FB02	10	
R 9, 12, 13,	*		772798		
R 19, 20, 23,	*		772798		
R 24	*		772798		
R 3, 4, 10,	*	RES, CERM, 56.2, +-1%, .125W, 100PPM, 1206	772756 91637 CRCW1206-56R2FB02	10	
R 11, 14, 15,	*		772756		
R 21, 22, 25,	*		772756		
R 26	*		772756		
R 5	*	RES, CERM, 93.1, +-1%, .125W, 100PPM, 1206	772772 91637 CRCW1206-93R1FB02	1	
R 6, 7	*	RES, CERM, 82.5, +-1%, .125W, 100PPM, 1206	772764 91637 CRCW1206-82R5FB02	2	
R 16	*	RES, CERM, 37.4, +-1%, .125W, 100PPM, 1206	772749 91637 CRCW1206-37R4FB02	1	
R 17, 18	*	RES, CERM, 150, +-1%, .125W, 100PPM, 1206	772780 91637 CRCW-1206-151FB02	2	
R 27		RES, CC, 10K, +-10%, 0.125W	246975 01121 BB3035	1	
R 28		RES, CC, 130, +-5%, 0.125W	756411 01121 BB1315	1	
R 29		RES, CF, 51, +-5%, 0.125W	740050 59124 CF1-8RDST 510 J B	1	
R 30		RES, CC, 1K, +-10%, 0.125W	153916 01121 BB1021	1	

An * in 'S' column indicates a static-sensitive part.

LIST OF REPLACEABLE PARTS




Figure 8-21. A35A34 Attenuator PCA

6082A-1638

LIST OF REPLACEABLE PARTS

MANUFACTURER'S FEDERAL SUPPLY CODES

00779 AMP, Inc. Harrisburg, PA	0A5E9 MC Engineering Greer, SC	21845 Solitron Devices Inc. Semiconductor Group Rivera Beach, FL	31918 ITT-Schadow Eden Prairie, MN
01121 Allen Bradley Co. Milwaukee, WI	0BW21 Noritake Co. Inc. Burlington, MA	22526 DuPont, El DeNemours & Co. Inc. DuPont Connector Systems Advanced Products Div. New Cumberland, PA	32997 Bourns Inc. Trimpot Div. Riverside, CA
01295 Texas Instruments Inc. Semiconductor Group Dallas, TX	10059 Barker Engineering Corp. Kenilworth, NJ	22670 GM Nameplate Seattle, WA	33025 M/A ComOmni Spectra, Inc. (Replacing Omni Spectra) Microwave Subsystems Div. Tempe, AZ
01526 Genicom Waynesboro, VA	12040 National Semiconductor Corp. Danbury, CT	24347 Penn Engineering Co. S. El Monte, CA	33297 NEC Electronics USA Inc. Electronic Arrays Inc. Div. Mountain View, CA
02113 Coilcraft Inc. Cary, IL	12581 Hitachi Metals International Ltd. Hitachi Magna-Lock Div. Big Rapids, MO	24355 Analog Devices Inc. Norwood, MA	34371 Harris Corp. Harris Semiconductor Products Group Melbourne, FL
03508 General Electric Co. Semiconductor Products & Batteries Auburn, NY	13103 Thermalloy Co., Inc. Dallas, TX	24759 Lenox-Fugle Electronics Inc. South Plainfield, NJ	34641 Instrument Specialties Eules, TX
04222 AVX Corp. AVX Ceramics Div. Myrtle Beach, SC	13715 Fairchild Semiconductor Corp. Components Group Formerly Fairchild Camera & Instrument San Rafael, CA	25088 Siemen Corp. Isilen, NJ	40402 Roderstein Electronics Inc. Statesville, NC
04713 Motorola Inc. Semiconductor Group Phoenix, AZ	15801 Fenwal Eletronics Inc. Div. of Kidde Inc. Framingham, MA	25403 Amperex Electronic Corp. Semiconductor & Micro-Circuit Div. Slatersville, RI	50472 Metal Masters, Inc. City of Industry, CA
05791 Lyn-Tron Burbank, CA	17856 Siliconix Inc. Santa Clara, CA	27014 National Semiconductor Corp. Santa Clara, CA	50579 Litronix Inc. Cupertino, CA
06383 Panduit Corp. Tinley Park, IL	18310 Concord Electronics New York, NY	27264 Molex Inc. Lisle, IL	51406 Murata Erie, No. America Inc. Symrna, GA
06665 Precision Monolithics Sub of Bourns Inc. Santa Clara, CA	18324 Signetics Corp. Sacramento, CA	28213 Minnesota Mining & Mfg. Co. Consumer Products Div. 3M Center Saint Paul, MN	51984 NEC America Inc. Falls Church, VA
06915 Richco Plastic Co. Chicago, IL	18565 Chomerics Inc. Woburn, MA	28480 Hewlett Packard Co. Corporate HQ Palo Alto, CA	52500 Amphenol, RF Operations Burlington, MA
07047 Ross Milton Co., The Southampton, PA	19701 Philips Components Formerly Mepco/Centralab Inc. A N. American Philips Co. Mineral Wells, TX	30035 Jolo Industries Inc. Garden Grove, CA	52763 Stettner-Electronics Inc. Chattanooga, TN
07263 Fairchild Semiconductor North American Sales Ridgeview, CT	1AV65 Mini-Circuits c/o Robotron Inc. Brooklyn, NY	30800 General Instrument Corp. Capacitor Div. Hicksville, NY	53217 Technical Wire Products Inc. Was Tecknit - 6A566 Santa Barbara, CA
080A9 Dallas Semiconductor Dallas, TX	1L965 Lord Industrial Cambridge Springs, PA	31091 Alpha Industries Inc. Microelectronics Div. Hatfield, PA	54583 TDK Garden City, NY
09214 General Electric Co. Semiconductor Products Dept. Auburn, NY	20584 Enochs Mfg. Inc. Indianapolis, IN		55267 Hughes Aircraft Co. Semiconductor Div. Newport Beach, CA

LIST OF REPLACEABLE PARTS

MANUFACTURER'S FEDERAL SUPPLY CODES

55285 Bercquist Co. Minneapolis, MN	64155 Linear Technology Milpitas, CA	7K354 Omni Spectra Inc Los Altos, CA	H0002 OGNL3 Philips Milipatas, CA
55464 Central Semiconductor Corp. Hauppauge, NY	64537 KDI Electronics Whippany, NJ	80294 Bourns Instruments Inc. Riverside, CA	S4821 Tocos (Japan) Tokyo Cosmos Arlington Heights, IL
55566 R A F Electronic Hardware Inc. Seymour, CT	65940 Rohm Corp Irvine, CA	84411 American Shizuki TRW Capacitors Div. Ogallala, NE	
55787 Gas Spring Montgomeryville, PA	66419 Exel San Jose, CA	86928 Seastrom Mfg. Co. Inc. Glendale, CA	
56289 Sprague Electric Co. North Adams, MA	68919 Wima (International) % Harry Levinson Seattle, WA	88978 Philips (Now Fluke) Mahwah, NJ	
57693 Oscillalek Corp Olathe, KS	6E283 Packaging Commodities Kent, WA	89536 John Fluke Mfg. Co., Inc. Everett, WA	
59124 KOA-Speer Electronics Inc. Bradford, PA	70903 Cooper-Belden Corp. Geneva, IL	91247 Illinois Transformer Co. Chicago, IL	
59365 Metelics Corp. Sunnyvale, CA	71034 Bliley Electric Co. Erie, PA	91293 Johanson Mfg. Co. Boonton, NJ	
59660 Tusonix Inc. Tucson, AZ	71400 Bussman Div.-Cooper Industries Inc. St. Louis, MO	91502 Associated Machine Santa Clara, CA	
5T512 Interconnect Devices Kansas City, KS	71707 Coto Corp. Providence, RI	91506 Augat Alcoswitch N. Andover, MA	
60204 Fleck Co., Inc. Auburn, WA	72259 Nytronics Inc. New York, NY	91637 Dale Electronics Inc. Columbus, NE	
60705 Cera-Mite Corp. (formerly Sprague) Grafton, WI	72962 Elastic Stop Nut Div. of Harrard Industries Union, NJ	91984 Maida Development Co. Hampton, VA	
60935 Westlake Capacitor Inc. Tantalum Div. Greencastle, IN	72982 Erie Specialty Products, Inc Formerly: Murata Erie Erie, PA	95146 Alco Electronic Products Inc. Switch Div. North Andover, MA	
61271 Fujitsu Microelectronics Inc San Jose, CA	73734 Federal Screw Products Inc. Chicago, IL	95275 Vitramon Inc. Bridgeport, CT	
61529 Aromat Corp. New Providence, NJ	74970 Johnson EF Co. Waseca, MN	98159 Rubber-Teck Inc. Gardena, CA	
61752 IR-ONICS Inc Warwick, RI	79727 C - W Industries Southampton, PA	98291 Seaelectro Corp. BICC Electronics Trumbull, CT	
62643 United Chemicon Rosemont, IL	7E751 Avantek Inc. Santa Clara, CA	9W423 Amatom El Mont, CA	

Authorized Service Facilities

LOCATION	MODELS	TELEPHONE
FLUKE SERVICE CENTER 550 S. North Lake Blvd. Altamonte Springs, FL 32701	606X	TEL: 407 331-2929 FAX: 407 331-3366
FLUKE SERVICE CENTER 1420 75th Street S.W. Everett, WA 98203	606X and 608X	TEL: 206 356-5560 FAX: 206 356-6390
FLUKE SERVICE CENTER, JAPAN Sumitomo Higashi Shinbashi Bldg. 1-1-11 Hamamatsucho Minato-Ku Tokyo 105 Japan	606X and 608X	TEL: 81 3 3434 0188 FAX: 81 3 3434 0170
FLUKE SERVICE CENTER, NETHERLANDS Technische Service Prof. Act Herksestraat 2C Gebouw HBR 5652 AJ Eindhoven The Netherlands	606X and 608X	TEL: 31 40 723 220 FAX: 31 40 723 337

Section 9 Options

INTRODUCTION

9-1.

This section includes operation notes, a description, and maintenance instructions for each option. Each of these options must be installed at the factory or at one of the Fluke Technical Service Centers listed in Section 8. Each of these options is used interchangeably for Model 6080A or 6082A.

6080A-130 HIGH-STABILITY REFERENCE

9-2.

With the rear panel REF INT/EXT switch set to INT, the 6080A-130 Option takes over the 10-MHz internal reference function. Stability specifications are enhanced as defined in the Specifications in Section 1.

The High-Stability Reference consists of an ovened oscillator (Y1), mounting hardware, and cables. The ovened oscillator is not field repairable.

NOTE

The oscillator oven stays energized whenever line power is connected to an ac outlet. The oven stays warmed to the correct temperature regardless of the POWER switch or internal/external reference setting.

Adjusting the Reference Frequency

9-3.

CAUTION

THIS ADJUSTMENT REQUIRES OPERATING THE INSTRUMENT WITH THE TOP COVER REMOVED. USE CARE TO AVOID ELECTRIC SHOCK. ONLY QUALIFIED PERSONNEL SHOULD PERFORM THIS PROCEDURE.

You can adjust the frequency of the High-Stability Reference. The following test equipment is required:

- 10 MHz frequency standard
- Dual-trace oscilloscope
- Two 3-ft 50 Ω coaxial cables and 50 Ω BNC feedthrough terminations

NOTE

Operate the Signal Generator at room temperature for at least three hours before adjusting the High-Stability Reference frequency.

OPTIONS

Proceed as follows to adjust the High-Stability Reference frequency:

1. Remove the top instrument cover and the two FREQ ADJ access screws from the side of the ovened oscillator facing the front panel.
2. Connect the frequency standard to the oscilloscope vertical input channel 1 using a 50 Ω feedthrough termination at the oscilloscope input.
3. Connect the Signal Generator rear panel 10 MHz OUT BNC connector to the oscilloscope vertical input channel 2 using a 50 Ω feedthrough termination at the oscilloscope input.
4. Set the Signal Generator rear panel REF INT/EXT switch to INT.
5. Set the vertical controls of the oscilloscope to display the Signal Generator's 10-MHz internal reference signal and the signal from the frequency standard.
6. Set the oscilloscope for internal triggering on channel 1, and adjust the timebase for 0.1 μ s/div.
7. Adjust the High-Stability Reference COARSE control for the best match of the frequencies displayed on the oscilloscope.
8. Adjust the High-Stability Reference FINE control for a drift of less than one cycle in 10 seconds (for 0.01 ppm) or better if desired.

List of Replaceable Parts

9-4.

A list of replaceable parts for the 6080A-130 Option is provided in Table 9-1. Figure 9-1 shows the location of the ovened oscillator and its associated parts.

6080A-132 MEDIUM-STABILITY REFERENCE

9-5.

With the rear panel REF INT/EXT switch set to INT, the 6080A-130 Option takes over the 10-MHz internal reference function. Stability specifications are enhanced as defined in the Specifications in Section 1.

The Medium-Stability Reference consists of an ovened oscillator (Y1), mounting hardware, and cables. The ovened oscillator is not field repairable.

NOTE

The oscillator oven stays energized whenever line power is connected to an ac outlet. The oven stays warmed to the correct temperature regardless of the POWER switch or internal/external reference setting.

Adjusting the Reference Frequency

9-6.

CAUTION

THIS ADJUSTMENT REQUIRES OPERATING THE INSTRUMENT WITH THE TOP COVER REMOVED. USE CARE TO AVOID ELECTRIC SHOCK. ONLY QUALIFIED PERSONNEL SHOULD PERFORM THIS PROCEDURE.

You can adjust the frequency of the Medium-Stability Reference. The following test equipment is required:

- 10 MHz frequency standard
- Dual-trace oscilloscope
- Two 3-ft 50Ω coaxial cables and 50Ω BNC feedthrough terminations.

NOTE

Operate the Signal Generator at room temperature for at least three hours before adjusting the Medium-Stability Reference frequency.

Proceed as follows to adjust the Medium-Stability Reference frequency:

1. Remove the top instrument cover and the **FREQ ADJ COARSE** adjustment access screw from the side of the ovened oscillator facing the front panel.
2. Connect the frequency standard to the oscilloscope vertical input channel 1 using a 50Ω feedthrough termination at the oscilloscope input.
3. Connect the Signal Generator rear panel 10 MHz OUT BNC connector to the oscilloscope vertical input channel 2 using a 50Ω feedthrough termination at the oscilloscope input.
4. Set the Signal Generator rear panel REF INT/EXT switch to INT.
5. Set the vertical controls of the oscilloscope to display the Signal Generator's 10-MHz internal reference signal and the signal from the frequency standard.
6. Set the oscilloscope for internal triggering on channel 1, and adjust the timebase for 0.1 μs/div.
7. Adjust the Medium-Stability Reference **FREQ ADJ COARSE** control for a drift of less than one cycle in 10 seconds (for 0.01 ppm) or better if desired.

List of Replaceable Parts

9-7.

A list of replaceable parts for the 6080A-132 Option is provided in Table 9-2. Figure 9-1 shows the location of the ovened oscillator and its associated parts.

OPTION 6080A-830 REAR OUTPUT/MODULATION INPUT

9-8.

Option 6080A-830 moves the RF OUTPUT, MOD OUTPUT, and MODULATION INPUT connectors from the front panel to the rear panel. This option does not change the operation, specifications, performance tests, calibration, adjustment, or service of the Signal Generator.

Theory of Operation

9-8.

When the 6080A-830 Option is installed, a longer internal semi-rigid coaxial SMA cable assembly replaces the standard internal cable for the Signal Generator's RF output. The option switch on the A13 Controller PCA is set to indicate that the option is installed. The setting of the Controller PCA option switch causes the additional signal loss of this longer cable to be compensated with instrument-independent correction data stored in compensation memory.

List of Replaceable Parts

9-9.

A list of replaceable parts for the 6080A-830 Option is provided in Table 9-3. Figure 9-2 shows the internal cabling differences from the standard front panel input/output configuration.

Table 9-1. Option -130 High Stability Reference
(See Figure 9-1.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T
-A>-NUMERICS	S	DESCRIPTION	-NO-- -CODE- -OR GENERIC TYPE	-E-	
H 1- 4		SCREW, FH, P, STL, LOCK, 4-40, .250	114884 COMMERCIAL	4	
H 5, 6		SCREW, PH, P, STL, LOCK, 6-32, .187	381087 COMMERCIAL	2	
H 7- 10		SCREW, PH, P, MAG, SS, LOCK, 6-32, .281	772236 COMMERCIAL	4	
MP 1- 18		PIN, SINGLE, PWB, 0.025 SQ	267500 00779 87623-1	18	
MP 19		BRACKET, HI/MED STABILITY OSCILLATOR	812776 89536 812776	1	
MP 20		CABLE ACCESSORY, CLAMP, ADHESIVE, NYLON	838300 06915 MWSSEB-1-01A	1	
W 24		CABLE ASSY, HIGH-MED STABILITY, POWER	868856 89536 868856	1	
W 25		CABLE ASSY HIGH-MED STABILITY, CONTROL	868864 89536 868864	1	
W 26		CABLE, COAX. ASSY. R.F.	205807 89536 205807	1	
Y 1		OSCILLATOR, 10MHZ, OVENIZED	855044 12040 OSC49-91	1	

An * in 'S' column indicates a static-sensitive part.

Table 9-2. Option -132 Medium Stability Reference
(See Figure 9-1.)


REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T
-A>-NUMERICS	S	DESCRIPTION	-NO-- -CODE- -OR GENERIC TYPE	-E-	
H 1- 4		SCREW, FH, P, STL, LOCK, 4-40, .250	114884 COMMERCIAL	4	
H 5, 6		SCREW, PH, P, STL, LOCK, 6-32, .187	381087 COMMERCIAL	2	
H 7- 10		SCREW, PH, P, MAG, SS, LOCK, 6-32, .281	772236 COMMERCIAL	4	
MP 1- 18		PIN, SINGLE, PWB, 0.025 SQ	267500 00779 87623-1	18	
MP 19		BRACKET, HI/MED STABILITY OSCILLATOR	812776 89536 812776	1	
MP 20		CABLE ACCESSORY, CLAMP, ADHESIVE, NYLON	838300 06915 MWSSEB-1-01A	1	
W 24		CABLE ASSY, HIGH-MED STABILITY, POWER	868856 89536 868856	1	
W 25		CABLE ASSY HIGH-MED STABILITY, CONTROL	868864 89536 868864	1	
W 26		CABLE, COAX. ASSY. R.F.	205807 89536 205807	1	
Y 1		OSCILLATOR, 10MHZ, OVENIZED	866751 12040 OSC83-19	1	

An * in 'S' column indicates a static-sensitive part.

Table 9-3. Option -830 Rear Panel RF Output and Modulation Input
(See Figure 9-2.)

REFERENCE DESIGNATOR	FLUKE STOCK	MFRS SPLY	MANUFACTURERS PART NUMBER	TOT QTY	N O T
-A>-NUMERICS	S	DESCRIPTION	-NO-- -CODE- -OR GENERIC TYPE	-E-	
E 1- 9		CORE, TOROID, FERRITE, 20X14.5X7.5MM	493551 54583 H5C2-T20-7.5-14.5	9	
H 1		NUT, HEX, ELAST STOP, STL, 6-32, .125	110841 72962 22NTM-62	4	
H 2		SCREW, FHU, P, STL, LOCK, 4-40, .312	268193 COMMERCIAL	4	
H 3		SCREW, PH, P, SS, LOCK, 8-32, .750	335109 COMMERCIAL	3	
MP 1		PLATE, REAR RF OUTPUT, PLATED	861104 89536 861104	1	
MP 2		CABLE ACCESS, TIE, 4. JOL, .10W, .75 DIA	172080 06383 SST-1M	11	
MP 3		CABLE ACC, CLAMP, .187 ID, SCREW MOUNT	101345 06915 N3B	3	
MP 4		SPACER, RND, NYL, .187ID, .250	158634 55566 1186-.187-N	3	
MP 5		FRONT TOROID BRACKET	882753 89536 882753	1	
W 1		CABLE ASSY, SR, REAR RF OUTPUT	868898 89536 868898	1	
W 2- 5		RF INTERCONNECT HARNESS	868851 89536 868851	1	

An * in 'S' column indicates a static-sensitive part.



INSTALLATION OF OPTION INTO A60 SYNTHESIZER MODULE





Figure 9-1. Option -130 High and -132 Medium Stability Reference

OPTIONS



NOTES: UNLESS OTHERWISE SPECIFIED,




THIS SCHEMATIC DESCRIBES BOTH A28, OPTION -130, HIGH STABILITY REF. AND A29, OPTION -132, MEDIUM STABILITY REF. THE HIGH STABILITY OSCILLATOR IS ILLUSTRATED; IN THE MEDIUM STABILITY OSCILLATOR, PIN 6 IS NOT INTERNALLY GROUNDED. THE TABLE BELOW SHOWS THE STATE OF THE SIGNALS ON A13, CONTROLLER, WHEN EITHER OR NO OPTION IS INSTALLED:

SIGNAL		
HSOFT	MSOFT	
0	0	OPTION -130 (HIGH STABILITY)
0	1	OPTION -132 (MEDIUM STABILITY)
1	1	NO OPTION

6082A-1074

Figure 9-1. Option -130 High and -132 Medium Stability Reference (cont)



6080A-830


Figure 9-2. Option -830 Rear Panel RF Output and Modulation Input



Section 10 Schematic Diagrams

TABLE OF CONTENTS

FIGURE	TITLE	PAGE
10-1.	A1 Display PCA	10-3
10-2.	A2 Coarse Loop PCA	10-6
10-3.	A3 Subsynthesizer VCO PCA	10-11
10-4.	A4 Subsynthesizer PCA	10-13
10-5.	A5 Coarse Loop VCO PCA	10-17
10-6.	A6 Mod Oscillator PCA	10-19
10-7.	A9 Sum Loop VCO PCA	10-22
10-8.	A12 Sum Loop PCA	10-24
10-9.	A13 Controller PCA	10-28
10-10.	A14 FM PCA	10-33
10-11.	A15 Power Supply PCA	10-38
10-12.	A16 IEEE Connector PCA	10-41
10-13.	A17 Cable Transition PCA	10-42
10-14.	A18 Cable Transition PCA	10-43
10-15.	A19 Switch PCA	10-44
10-16.	A22 Delay Line Assembly	10-46
10-17.	A31 Output PCA	10-48
10-18.	A32 Premodulator PCA	10-52
10-19.	A33 Modulation Control PCA	10-57
10-20.	A35A7 Relay Driver PCA	10-61
10-21.	A35A34 Attenuator PCA	10-63




6082A-1650

Figure 10-1. A1 Display PCA


SCHEMATIC DIAGRAMS

DD8-007
TO SHEET 2



- NOTES: UNLESS OTHERWISE SPECIFIED
1. ALL RESISTOR VALUES ARE IN OHMS.
 2. ALL RESISTORS ARE 1/4 W, 5%.
 3. ALL CAPACITOR VALUES ARE IN MICROFARADS.
- R10 IS OPTIONAL PART; IS NOT LOADED IN BOARD.


Figure 10-1. A1 Display PCA (cont)



6082A-1050
(2 of 2)

Figure 10-1. A1 Display PCA (cont)

SCHEMATIC DIAGRAMS



6082A-1660

Figure 10-2. A2 Coarse Loop PCA




Figure 10-2 A2 Coarse Loop PCA (cont)

6082A-1060
(1 of 4)

SCHEMATIC DIAGRAMS





Figure 10-2. A2 Coarse Loop PCA (cont)



REFERENCE COMPARTMENT





Figure 10-2. A2 Coarse Loop PCA (cont)

6082A-1060
(3 of 4)

DOUBLER COMPARTMENT




BUFFER COMPARTMENT

REFERENCE COMPARTMENT

- NOTES: UNLESS OTHERWISE SPECIFIED,
1. ALL CAPACITANCES ARE IN MICROFARADS.
 2. ALL RESISTANCES ARE IN OHMS.
 3. ALL INDUCTANCES ARE IN MICROHENRIES.
 4. INDICATED COMPONENTS ARE PART OF FINAL ASSEMBLIES, NOT A2.
 5. REVISIONS TO THIS DRAWING MUST BE MADE THRU DATABASE 6082A-1060:DK, SHTS 1-4.


Figure 10-2. A2 Coarse Loop PCA (cont)



6082A-1661


Figure 10-3. A3 Subsynthesizer VCO PCA

SCHEMATIC DIAGRAMS



NOTES: UNLESS OTHERWISE SPECIFIED,
 1. ALL RESISTANCES ARE IN OHMS.
 2. ALL CAPACITANCES ARE IN PICOFARADS.
 3. ALL INDUCTANCES ARE IN MICROHENRIES.

Figure 10-3. A3 Subsynthesizer VCO PCA (cont)




6082A-1662

Figure 10-4. A4 Subsynthesizer PCA

SCHEMATIC DIAGRAMS

NOTES: UNLESS OTHERWISE SPECIFIED,

1. ALL CAPACITOR VALUES ARE IN MICROFARADS.
2. ALL RESISTOR VALUES ARE IN OHMS.
3. ALL INDUCTOR VALUES ARE IN MICROHENRIES.



6082A-1062
(1 of 3)

Figure 10-4. A4 Subsynthesizer PCA (cont)





Figure 10-4. A4 Subsynthesizer PCA (cont)


6082A-1062
(2 of 3)

SCHEMATIC DIAGRAMS



6082A-1062
(3 of 3)


Figure 10-4. A4 Subsynthesizer PCA (cont)



6082A-1663


Figure 10-5. AS Coarse Loop VCO PCA

SCHEMATIC DIAGRAMS



6082A-1063

Figure 10-5. A5 Coarse Loop VCO PCA (cont)



6082A-1667

Figure 10-6. A6 Mod Oscillator PCA

SCHEMATIC DIAGRAMS

NOTES: UNLESS OTHERWISE SPECIFIED,

1. ALL CAPACITANCES ARE IN MICROFARADS.
2. ALL RESISTANCES ARE IN OHMS.
3. ALL INDUCTANCES ARE IN MICROHENRIES.
4. REFER TO DRAWING 6082A-1901, ASSEMBLY NUMBER CHART, TO DETERMINE ASSEMBLY AND REFERENCE DESIGNATION DRAWING NOUNS.
5. ALL REVISIONS TO THIS DRAWING MUST BE MADE THROUGH DATABASE 6082A-1067, SHTS 1 AND 2.




Figure 10-6. A6 Mod Oscillator PCA (cont)





Figure 10-6. A6 Mod Oscillator PCA (cont)


6082A-1067
(2 of 2)

SCHEMATIC DIAGRAMS




6082A-1641

Figure 10-7. A9 Sum Loop VCO PCA



- NOTES: UNLESS OTHERWISE SPECIFIED,
1. ALL CAPACITANCES ARE IN PICOFARADS.
 2. ALL INDUCTANCES ARE IN NANHENRIES.
 3. ALL RESISTANCES ARE IN OHMS.
 4. INDICATED CAPACITOR IS PART OF FINAL ASSEMBLY, NOT A9.


BAND	FREQ. MHZ	SUMVCO#H	SUMVCO#H	SUMVCO#H
1	995-1095	1	1	1
2	760-895	0	0	0
3	525-760	0	0	0
4	480-525	1	1	1



6082A-1041


Figure 10-7. A9 Sum Loop VCO PCA (cont)

SCHEMATIC DIAGRAMS



6082A-1642

Figure 10-8. A12 Sum Loop PCA



NOTES: (UNLESS OTHERWISE SPECIFIED)
 1. ALL RESISTOR VALUES ARE IN OHMS.
 2. ALL CAPACITOR VALUES ARE IN PF.
 3. ALL INDUCTOR VALUES ARE IN MICRO-ENERGIES


AUDIO SECTION

Figure 10-8. A12 Sum Loop PCA (cont)

6082A-1042
 (1 of 3)

SCHEMATIC DIAGRAMS

AUDIO SECTION



FROM MOD CONTROL, A11 OR A33

6082A-1042
(2 of 3)

Figure 10-8. A12 Sum Loop PCA (cont)





Figure 10-8. A12 Sum Loop PCA (cont)


6082A-1042
(3 of 3)

SCHEMATIC DIAGRAMS



6082A-1643

Figure 10-9. A13 Controller PCA




- NOTES: UNLESS OTHERWISE SPECIFIED,
 1. ALL CAPACITOR VALUES ARE IN MICROFARADS.
 2. ALL RESISTOR VALUES ARE IN OHMS.

④ U2 IS A CUTTABLE JUMPER PRINTED ON THE CIRCUIT BOARD.

6082A-1043
 (1 of 4)

Figure 10-9. A13 Controller PCA (cont)

SCHEMATIC DIAGRAMS



6082A-1043
(2 of 4)

Figure 10-9. A13 Controller PCA (cont)




Figure 10-9. A13 Controller PCA (cont)

6082A-1043
(3 of 4)




Figure 10-9. A13 Controller PCA (cont)





Figure 10-10. A14 FM PCA



6082A-1645

SCHEMATIC DIAGRAMS




6082A-1045
(1 of 4)

Figure 10-10. A14 FM PCA (cont)

NOTE: PARTS WHICH ARE SHOWN AS:  ARE ACTUALLY CONSTRUCTED: 


NOTE: UNLESS OTHERWISE SPECIFIED:
 1. ALL CAPACITANCES ARE IN MICROFARADS
 2. ALL INDUCTANCES ARE IN MICROHENRIES
 3. ALL RESISTANCES ARE IN OHMS



6082A-1045
(2 of 4)

Figure 10-10. A14 FM PCA (cont)

SCHEMATIC DIAGRAMS



6082A-1045
(3 of 4)

Figure 10-10. A14 FM PCA (cont)





Figure 10-10. A14 FM PCA (cont)


6082A-1045
(4 of 4)

SCHEMATIC DIAGRAMS



6082A-1670

Figure 10-11. A15 Power Supply PCA



F1 IS 2A FOR 100V AND 120V OPERATION,
AND 1A FOR 220V AND 240V OPERATION.


100V 120V 220V 240V
LINE VOLTAGE SELECTOR
CARD (PART OF FL1)

- NOTES: UNLESS OTHERWISE SPECIFIED,
1. ALL CAPACITANCES ARE IN MICROFARADS.
 2. ALL RESISTANCES ARE IN OHMS.
 3. ALL INDUCTANCES ARE IN MICROHENRIES.

Figure 10-11. A15 Power Supply PCA (cont)


6082A-1070
(1 of 2)

SCHEMATIC DIAGRAMS




6082A-1070
(2 of 2)


Figure 10-11. A15 Power Supply PCA (cont)



6082A-1671





NOTES: UNLESS OTHERWISE SPECIFIED,
 1. J4 IS NOT LOADED IN BOARD.



6082A-1071

Figure 10-12. A16 IEEE Connector PCA


SCHEMATIC DIAGRAMS



6082A-1610

6080A-1044

Figure 10-13. A17 Cable Transition PCA




6080A-1610

6080A-1065


Figure 10-14. A18 Cable Transition PCA

SCHEMATIC DIAGRAMS



6082A-1651


Figure 10-15. A19 Switch PCA





6082A-1051

Figure 10-15. A19 Switch PCA (cont)

SCHEMATIC DIAGRAMS




6080A-2701



6080A-1668

Figure 10-16. A22 Delay Line Assembly



NO CONNECTION
(USED FOR TEST
PURPOSES ONLY.)

DISCRIMINATOR
RF INPUT
FROM A2
COARSE LOOP

A60C1
1000pF

6080A-1068-1
DISCRIMINATOR
A25

6080A-1068-2
DELAY LINE
A26


A60R1
DISCRIMINATOR
VOLTAGE
TO A2
COARSE LOOP

- NOTES: (UNLESS OTHERWISE SPECIFIED.)
- 1. ALL RESISTOR VALUES ARE IN OHMS.
 - 2. PARTS INDICATED ARE MOUNTED ON TOP OF THE 3dB COUPLER.
 - 3. "A22" REFERS TO THE ENTIRE DELAY CABLE ASSEMBLY. (BOTH BOARDS AND BOTH CABLES.)


6082A-1068

Figure 10-16. A22 Delay Line Assembly (cont)

SCHEMATIC DIAGRAMS




VIEW A-A ROTATED 90 CCW
NO SCALE



DETAIL A
NO SCALE

6082A-1680

Figure 10-17. A31 Output PCA




- NOTES: UNLESS OTHERWISE SPECIFIED,
1. ALL RESISTANCES ARE IN OHMS.
 2. ALL CAPACITANCES ARE IN PICOFARADS.
 3. ALL INDUCTANCES ARE IN MICROHENRIES.
 4. CAPACITOR INDICATED IS PART OF FINAL ASSEMBLY, NOT A31.
 5. REFER TO DRAWING 6082A-1901, ASSEMBLY NUMBER CHART, TO DETERMINE ASSEMBLY AND REFERENCE DESIGNATION DRAWING NUMBERS.
 6. ALL CHANGES TO THIS DRAWING MUST BE MADE THROUGH DATA BASE 6082A-1080:DK, SHTS 1-3.

6082A-1080
(1 of 3)

Figure 10-17. A31 Output PCA (cont)


SCHEMATIC DIAGRAMS



6082A-1080
(2 of 3)

Figure 10-7. A31 Output PCA (cont)

HET SECTION




6082A-1080
(3 of 3)


Figure 10-17. A31 Output PCA (cont)

SCHEMATIC DIAGRAMS


SEE DETAIL A



SEE DETAIL B




DETAIL A
NO SCALE



DETAIL B
NO SCALE

Figure 10-18. A32 Premodulator PCA




- NOTES: UNLESS OTHERWISE SPECIFIED,**
1. ALL RESISTANCES ARE IN OHMS.
 2. ALL CAPACITANCES ARE IN PICOFARADS.
 3. ALL INDUCTANCES ARE IN MICROHENRIES.
6. CAPACITOR INDICATED IS PART OF FINAL ASSEMBLY, NOT PART OF A32. IN NORMAL OPERATION IT IS PLACED BETWEEN A32 AND A31 (OUTPUT BOARD). FOR TESTING, IT IS PLACED BETWEEN J16 AND E1.
7. RESISTORS INDICATED FUNCTION AS INDUCTORS IN THIS CIRCUIT. (<0.02 OHMS, 0 W).

6082A-1086
(1 of 4)

Figure 10-18. A32 Premodulator PCA (cont)

SCHEMATIC DIAGRAMS



6082A-1086
(2 of 4)

Figure 10-18. A32 Premodulator PCA (cont)





Figure 10-18. A32 Premodulator PCA (cont)


6082A-1086
(3 of 4)

SCHEMATIC DIAGRAMS



6082A-1086
(4 of 4)


Figure 10-18. A32 Premodulator PCA (cont)



6082A-1688

Figure 10-19. A33 Modulation Control PCA

SCHEMATIC DIAGRAMS



6082A-1088
(1 of 3)

Figure 10-19. A33 Modulation Control PCA (cont)




Figure 10-19. A33 Modulation Control PCA (cont)

SCHEMATIC DIAGRAMS





Figure 10-19. A33 Modulation Control PCA (cont)



6082A-1632

Figure 10-20. A35A7 Relay Driver PCA

SCHEMATIC DIAGRAMS






Figure 10-20. A35A7 Relay Driver PCA (cont)

6082A-1032



CIRCUIT 2




CIRCUIT 1

6082A-1638

Figure 10-21. A35A34 Attenuator PCA

SCHEMATIC DIAGRAMS



NOTES: UNLESS OTHERWISE SPECIFIED,

1. ALL RESISTANCES ARE IN OHMS.
2. ALL CAPACITANCES ARE IN MICROFARADS.
5. THE SYMBOL INDICATES TRANSMISSION LINES OF OTHER THAN 50 OHM IMPEDANCE WHICH CONSTITUTE CIRCUIT ELEMENTS. 50 OHM TRANSMISSION PATHS ARE NOT INDICATED.

LAST USED	OMITTED
C9	
CR3	
J2	
KB	
L2	
P11	
R30	

6082A-1038

Figure 10-21. A35A34 Attenuator PCA (cont)

Appendix A
Instrument Preset State

INSTRUMENT PRESET STATE

Appendix A. Instrument Preset State

FUNCTION	SET TO STATES		
	SPCL 00	RCL 97 ¹	SPCL 01 ² (PRESET)
FREQUENCY			
Output frequency		1000 MHz	1000 MHz
Relative frequency mode (SPCL 20)	Off	Off	Off
AMPLITUDE			
Output amplitude		-140 dBm	-140 dBm
RF output state			On
Relative amplitude mode (SPCL 30)	Off	Off	Off
Fixed range amplitude (SPCL 50)	Normal	Normal	Normal
Amplitude display units (SPCL 840)	dBm	dBm	dBm
EMF-Volts amplitude display mode (SPCL 850)	Off	Off	Off
MODULATION			
AM depth		30 %	30 %
FM/ØM deviation		5 kHz	5 kHz
Modulation frequency		1 kHz	1 kHz
Modulation level		0 V	0 V
Pulse width		500 µs	500 µs
Internal AM		Off	Off
External AC AM		Off	Off
External DC AM		Off	Off
Internal FM/ØM		Off	Off
External AC FM/ØM		Off	Off
External DC FM/ØM		Off	Off
External pulse modulation		Off	Off
Modulation Oscillator output (SPCL 40)	On	On	On
Low-rate FM (SPCL 710)	Off	Off	Off
High-rate ØM (SPCL 720)	Off	Off	Off
Low-distortion/fixed range FM (SPCL 730)	Normal	Normal	Normal
Internal pulse modulation (SPCL 740)	Off	Off	Off
Modulation oscillator waveform (SPCL 750)	Sine	Sine	Sine
SWEEP			
Frequency sweep width		100 MHz	100 MHz
Frequency sweep increment		1 MHz	1 MHz
Amplitude sweep width		10 dB	10 dB
Amplitude sweep increment		.1 dB	.1 dB
Active sweep field		Freq.	Freq.
Sweep dwell time (SPCL 890)	0 s	0 s	0 s
Sweep symmetry (SPCL 880)	Sym.	Sym.	Sym.
Sweep mode			Off
EDIT			
Frequency bright-digit		10 MHz	10 MHz
Amplitude bright-digit		10 dBm	10 dBm
AM bright-digit		10 %	10 %
FM bright-digit		1 kHz	1 kHz

Appendix A. Instrument Preset State (cont)

FUNCTION	SET TO STATES		
	SPCL 00	RCL 98 ¹	SPCL 01 ² (PRESET)
Modulation frequency bright-digit		1 kHz	1 kHz
Modulation level bright-digit		100 mV	100 mV
Modulation display field		FM	FM
Active bright-digit field		Freq.	Freq.
STEP			
Frequency step size		10 MHz	10 MHz
Amplitude step size		10 dB	10 dB
AM depth step size		10%	10%
FM/ØM deviation step size		1 kHz	1 kHz
Modulation frequency step size		1 kHz	1 kHz
Modulation level step size		.1 V	.1 V
Active step field		Freq.	Freq.
MISCELLANEOUS			
Display (SPCL 770)			On
Key repeat rate (SPCL 860)			Medium
Knob and step key operation (SPCL 870)			On, Step
Calibration/compensation procedures			Off
Amplitude compensation (SPCL 920)			All
REMOTE			
Service request enable (SPCL 13)			0
Event status enable			0
Instrument status change enable			0
NOTES:			
1. Store and recall operations include these parameters.			
2. Power-on State.			
SPCL 00 and RCL 98 are not allowed while the 6080A/AN is sweeping.			
The following instrument parameters are only set from the Fluke factory or with their associated commands:			
External reference frequency (SPCL 760)		Standard	
Memory dividers (SPCL 802)		0,0,0,0	
Memory lock state (SPCL 810)		Off	
Output compensation data (SPCL 930)		Standard	
IEEE-488 address (SPCL 10)		2	
IEEE-488 addressed/listen-only/talk-only (SPCL 11)		Addressed	
IEEE-488 language (SPCL 12)		6080 Language	
Secure mode (SPCL 820)		Off	
RF Output Blanking (SPCL 780)		Off	
Low noise external reference (SPCL 950)		Off	
Nonvolatile memory erase repeat count (SPCL 828)		12	

Appendix B
Special Function Table

SPECIAL FUNCTION TABLE

Appendix B. Special Function Table

SPECIAL FUNCTION	DESCRIPTION
00	Clear special functions
01	Restore Instrument Preset State
02	Initiate power-on self tests
03	Display self test results
04	Display cal/comp memory checksum status
05	Display cal/comp memory data origins
06	Self tests with RF and pulse
08	Display option loading status
09	Display software revision level
10	Display/Set IEEE-488 address
11	Display/Set IEEE-488 address mode
12	Display/Set IEEE-488 language
13	Display/Enter service request mask
14	Set user request SRQ
15	Clear SRQ
20	Disable relative frequency mode
21	Enable relative frequency mode
30	Disable relative amplitude mode
31	Enable relative amplitude mode
40	Enable modulation oscillator output
41	Disable modulation oscillator output
42	Enter modulation frequency with 0.1 Hz resolution
50	Disable fixed range amplitude
51	Enable fixed range amplitude
701	Enable phase adjust mode
702	Zero phase adjust indicator
710	Disable low-rate FM
711	Enable low-rate FM
720	Disable high-rate \emptyset M
721	Enable high-rate \emptyset M
730	Select normal range FM
731	Select low-distortion range FM
732	Select fixed range FM
740	Disable internal pulse modulation
741	Enable internal pulse modulation
750	Select sine oscillator waveform
751	Select triangle oscillator waveform
752	Select square oscillator waveform

Appendix B. Special Function Table (cont)

SPECIAL FUNCTION	DESCRIPTION
758	Select pulse waveform
759	Enter pulse width
760	Use 10 MHz external reference input frequency
761	Use alternate external reference input frequency
770	Enable display
771	Disable display
780	Disable RF output blanking
781	Enable RF output blanking
801	Reset memory locations
802	Display/Set memory sequence dividers
808	Continuous memory sequence (860-862 select rate)
810	Unlock memory store operations
811	Lock memory store operations
820	Disable secure mode
821	Enable secure mode
828	Nonvolatile memory erase repeat count
829	Erase nonvolatile memory
840	Select dBm amplitude display units
841	Select dBmV amplitude display units
842	Select dBuV amplitude display units
843	Select dBf amplitude display units
850	Disable EMF-Volts amplitude display mode
851	Enable EMF-Volts amplitude display mode
860	Select medium key repeat rate
861	Select fast key repeat rate
862	Select slow key repeat rate
870	Normal knob and step key operation
871	Knob disabled, normal step key operation
872	Normal knob, step keys operate as EDIT up/down
873	Knob disabled, step keys operate as EDIT up/down
880	Select symmetrical sweep symmetry
881	Select asymmetrical sweep symmetry
882	Initiate single sweep
890	Select sweep dwell time of 0 ms
891	Select sweep dwell time of 20 ms
892	Select sweep dwell time of 50 ms
893	Select sweep dwell time of 100 ms
894	Select sweep dwell time of 200 ms
895	Select sweep dwell time of 500 ms
896	Select sweep dwell time of 1s

SPECIAL FUNCTION TABLE

Appendix B. Special Function Table (cont)

SPECIAL FUNCTION	DESCRIPTION
897	Select sweep dwell time of 2s
898	Select sweep dwell time of 5s
899	Select sweep dwell time of 10s
901	Display test
902	Button test
903	Latch test
904	Initiate self tests with RF output enabled
905	Display operating time since manufacture in hours
907	Repair cal/comp memory checksum errors
909	Diagnostic preset state
910	Rear output option (-830) installed
920	Enable amplitude compensation
921	Disable all amplitude compensation
922	Disable attenuator amplitude compensation
923	Program alternate A24b attenuator
924	Program alternate A24c attenuator
925	Program alternate A24d attenuator
926	Program alternate A24e attenuator
930	Use normal output compensation data
931	Use alternate output compensation data
941	Set all internal DACs to zero
942	Set all internal DACs to half scale
943	Set all internal DACs to full scale
945	Display sum loop frequency
946	Display coarse loop frequency
947	Display subsynthesizer frequency
950	Disable low noise external reference mode
951	Enable low noise external reference mode
961	Transfer output MEC prom data
962	Transfer attenuator MEC prom data
963	Transfer subsynthesizer MEC prom data
971	Automatic coarse loop compensation procedure
972	Automatic sum loop compensation procedure
981	Front panel output compensation procedure
982	Front panel output compensation w/default attenuator procedure
983	Front panel attenuator compensation procedure
984	Front panel subsynthesizer compensation procedure
988	Front panel attenuator comp procedure (power meter)
989	Display Het offset adjustment following output comp procedure
991	Front panel AM calibration procedure
992	Front panel FM calibration procedure
993	Front panel level calibration procedure
994	Front panel reference oscillator calibration procedure

Appendix C
Rejected Entry Error Codes

REJECTED ENTRY ERROR CODES

Appendix C. Rejected Entry Error Codes

ERROR CODE	DESCRIPTION
FREQUENCY	
1 2 3 4	Frequency out of range Frequency step size out of range Frequency sweep width out of range Frequency sweep increment out of range
AMPLITUDE	
10 11 12 13 14 15 16 17	Amplitude out of range Amplitude units conversion out of range Amplitude units conversion not allowed with voltage reference Amplitude step size out of range Amplitude step with mixed units not allowed Amplitude step/sweep width/sweep increment units conversion not allowed Amplitude sweep width out of range Amplitude sweep increment out of range
AM	
20 21	AM depth out of range AM step size out of range
FM/PM DEVIATION	
30 31 32 33 34 35	FM/PM deviation out of range FM/PM step size out of range FM/PM units conversion not allowed when external FM enabled FM/PM units conversion out of range FM/PM step with mixed units not allowed FM/PM step units conversion not allowed
MOD FREQUENCY / MOD LEVEL	
40 41 42 43 44	Mod frequency out of range Mod frequency step size out of range Mod level out of range Mod level step size out of range Pulse width out of range
SWEEP	
50 51 52 53 54 55	Sweep field (Freq/Ampl) cannot be changed while sweeping Sweep cannot be enabled with current sweep parameters Entry conflicts with active sweep Selected function not allowed while sweep is active Amplitude sweep with mixed units not allowed Selected function not allowed unless sweep is active

Appendix C. Rejected Entry Error Codes (cont)

ERROR CODE	DESCRIPTION
SPECIAL FUNCTION AND MEMORY	
60 61 62 63 64 65	Special function code invalid Memory location number invalid Memory location data invalid Store operation not allowed when memory locked Display ON not allowed when Secure ON Nonvolatile memory erase failed
REMOTE	
70 71 72 73 74 75 76 77 78 79 80 81 82 83 84	IEEE address must be ≤ 30 IEEE invalid edit or step IEEE invalid command IEEE bad command syntax IEEE bad argument value IEEE bad argument type IEEE bad argument count IEEE invalid keyword IEEE 488.2 unterminated command IEEE 488.2 interrupted query IEEE 488.2 I/O deadlock IEEE error/status queue overflow IEEE recursive trigger buffer not allowed IEEE command not allowed in local mode or listen-only mode IEEE query after indefinite response
CALIBRATION/COMPENSATION	
90 91 92 93 94 95 96 97 98 99 100	CAL COMP switch not set to 1 (on) Cal/comp adjustment out of range Cal/comp procedure incomplete, data cannot be stored Cal/comp data range error (too much correction) Command not allowed during current cal/comp procedure Command only allowed with appropriate cal/comp procedure Internal cal/comp data transfer error Stored cal/comp memory contains invalid data MEC PROM ID code invalid, or MEC PROM checksum error Sum loop compensation procedure failed Coarse loop compensation procedure failed

Appendix D

Overrange/Uncal Status Codes

Appendix D. Overrange/Uncal Status Codes

STATUS CODE	DESCRIPTION
UNSPECIFIED OPERATION	
201 202	Level correction disabled High-stability reference oven cold
HARDWARE LIMITED	
220* 221* 222* 223* 224* 225* 226*	Level DAC at 0(Amplitude fixed range) Level DAC at max(Amplitude fixed range) FM DAC at 0 (FM fixed range) FM DAC at max (FM fixed range) FM out of range for RF frequency band Mod frequency too low for pulse mode Pulse width $\geq 1/\text{mod frequency}$
HARDWARE FAULT	
240* 241* 242* 243* 244* 245* 246* 247* 248* 249* 250*	RPP tripped ALC loop unlevelled or AM overmodulation Sub synthesizer unlocked Coarse loop unlocked Sum loop unlocked Sum loop unlevelled Reference unlocked FM loop unlocked or FM overmodulation DCFM DAC at 0 DCFM DAC at max Multiple calibration/compensation memory errors
NOTE:	
<i>Flashing codes (denoted by *) indicate abnormal operation or aberrated output. Non-flashing codes indicate operation outside specified range.</i>	

Appendix E


Self-Test Status Codes

Appendix E. Self-Test Status Codes

STATUS CODE	DESCRIPTION
00	No self test errors
301	Self tests aborted
302	Calibration/compensation memory checksum test failed
303	Ram test failed
304	EPROM test failed
305	Non-volatile memory test failed
306	IEEE interface test failed
307-309	AM tests (See Service Manual)
310-317	FM tests (See Service Manual)
318-319	DCFM tests (See Service Manual)
320-323	Coarse loop tests (See Service Manual)
324-326	Subsynthesizer tests (See Service Manual)
327-333	Sum loop tests (See Service Manual)
334-336	RF output tests (See Service Manual)
337-338	Pulse modulator tests (See Service Manual)
339-356	Filter tests (See Service Manual)

Appendix F

Using Rear Panel AUX Connector Pinout



REAR PANEL VIEW

PIN	DIRECTION	FUNCTION
1	Input	Sequence down memory location
2	Input	Sequence up memory location
3	--	Ground
4	Output	Pen Lift/Blanking, TTL
5	Output	Sweep DAC, 0-10V
6	--	--
7	--	--
8	--	--
9	Input	Toggle bright digit between frequency and amplitude fields.

NOTE: This connector is for foot-pedal or other external switch control. The input lines are active when taken to ground (pin 3). The inputs lines do not repeat if held at ground. The pin 5 output, Sweep DAC, is a 0-10v dc analog signal for driving a plotter. See Section 4E in the Operator manual for more information.

Appendix G

Example Calibration Controller Programs

Appendix G consists of eight figures. Each figure is a listing of a calibration program that will run on the Fluke 1722A Controller. These figures are listed below:

- Figure G-1. Example AM Calibration Control Program
- Figure G-2. Example FM Calibration Control Program
- Figure G-3. Example Level Calibration Control Program
- Figure G-4. Example Reference Calibration Control Program
- Figure G-5. Example Output/Attenuator Compensation and Level Cal Program
- Figure G-6. Example Sub-Synthesizer Compensation
- Figure G-7. Example Coarse Loop Compensation
- Figure G-8. Example Sum Loop Compensation

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

Figure G-1. Example AM Calibration Control Program

```
5 ! Fluke 6080A Signal Generator AM calibration control program.
6 ! Runs on a Fluke 1722A controller.
7 !
8 ! The rear panel CAL|COMP switch must be set to 1 (on) before
9 ! running this program.
10 !
11 ! Disclaimer:
12 !
13 ! This program is provided "AS IS". No indemnity or warranties
14 ! are provided, whether expressed or implied. FLUKE specifically
15 ! disclaims the implied warranties or merchantability and fitness
16 ! for the purpose or use. In no event shall FLUKE be liable for
17 ! any loss of data, use, profits or goodwill, or for special,
18 ! incidental, consequential or other similar damages.
19 !
40 !
70 INIT PORT 0%
80 A% = 2% ! IEEE-488 address of Signal Generator
90 AM% = 14% ! IEEE-488 address of Modulation Analyzer
100 PRINT @ A%,"*rst;*cls" ! initialize Signal Generator
110 GOSUB 3000 ! initialize Modulation Analyzer
120 !
130 PRINT @A%,"cal_am" ! enter AM calibration procedure
140 PRINT @A%,"error? explain" \ INPUT @ A%,ST%,EM$
150 IF (ST% = 0) THEN GOTO 1000
160 PRINT "There is an error with the 6080A."
170 PRINT ST%,EM$
180 STOP
1000 !
1010 ! Main loop
1020 !
1030 ! get frequency, exit main loop on last frequency
1040 PRINT @ A%,"cc freq?" \ INPUT @ A%,F,UN$
1050 IF (F = 9E9) GOTO 2000
1060 !
1140 ! get modulation analyzer reading
1150 GOSUB 4000 ! reading -> RD
1160 !
1170 ! send modulation analyzer reading to 6080A
1180 PRINT @ A%,"cc_rdam";RD;"pct"
1190 GOTO 1000
2000 !
2010 ! Store results
2020 !
2030 PRINT @ A%,"cc_save" ! save data in compensation memory
2040 WAIT 5000 ! wait 5 seconds for store to complete
2050 PRINT @ A%,"error? explain" \ INPUT @ A%,ST%,EM$
2060 IF (ST% = 0) THEN GOTO 2100
2070 PRINT "The store operation failed."
2080 PRINT EM$
2090 STOP
2100 LOCAL
```


EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```
2110 END
3000 !
3010 ! Subroutine to initialize HP 8901 Modulation Analyzer
3020 !
3030     PRINT @ AM%,"AUM1TO"      ! Automatic operation, AM, Free Run
3040     PRINT @ AM%,"H1L1D1"    ! 50 Hz HP Filter on, 3 kHz LP on, Peak+
3050 RETURN
4000 !
4010 ! Subroutine to get readings from HP 8901 Modulation Analyzer
4020 ! Give the modulation analyzer 700 msec to settle. Then get
4030 ! readings until two are within 0.1%. Get one more reading
4035 ! and return the average of all three.
4040 !
4050 INPUT @ AM%,R1
4060 !
4070 WAIT 700
4100 INPUT @ AM%,RD
4110 IF ABS(RD-R1) <= 0.1 THEN GOTO 4200
4120 R1 = RD
4130 GOTO 4100
4200 R1 = RD + R1
4210 INPUT @ AM%,RD
4220 RD = (RD + R1)/3
4230 RETURN
```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

Figure G-2. Example FM Calibration Control Program

```
5 ! Fluke 6080A Signal Generator FM calibration control program.
6 ! Runs on a Fluke 1722A controller.
7 !
8 ! The rear panel CAL|COMP switch must be set to 1 (on) before
9 ! running this program.
10 !
11 ! Disclaimer:
12 !
13 ! This program is provided "AS IS". No indemnity or warranties
14 ! are provided, whether expressed or implied. FLUKE specifically
15 ! disclaims the implied warranties or merchantability and fitness
16 ! for the purpose or use. In no event shall FLUKE be liable for
17 ! any loss of data, use, profits or goodwill, or for special,
18 ! incidental, consequential or other similar damages.
19 !
40 !
50 ! Initialization
60 !
70 INIT PORT 0%
80 A% = 2% ! IEEE-488 address of Signal Generator
90 AM% = 14% ! IEEE-488 address of Modulation Analyzer
100 PRINT @ A%,"*rst,*cls" ! initialize Signal Generator
110 GOSUB 3000 ! initialize Modulation Analyzer
120 !
130 PRINT @ A%,"cal_fm" ! enter FM calibration procedure
140 PRINT @ A%,"error? explain" \ INPUT @ A%,ST%,EM$
150 IF (ST% = 0) THEN GOTO 1000
160 PRINT "There is an error with the 6080A."
170 PRINT ST%,EM$
180 STOP
1000 !
1010 ! Main loop
1020 !
1030 ! get frequency, exit main loop on last frequency
1040 PRINT @ A%,"cc_freq?" \ INPUT @ A%,F,UN$
1050 IF (F = 9E9) GOTO 2000
1060 !
1140 ! get modulation analyzer reading
1150 GOSUB 4000 ! reading -> RD
1160 !
1170 ! send modulation analyzer reading to 6080A
1180 PRINT @ A%,"cc_rdfm";RD;"hz"
1190 GOTO 1000
2000 !
2010 ! Store results
2020 !
2030 PRINT @ A%,"cc_save" ! save data in compensation memory
2040 WAIT 5000 ! wait 5 seconds for store to complete
2050 PRINT @ A%,"error? explain" \ INPUT @ A%,ST%,EX$
2060 IF (ST% = 0) THEN GOTO 2100
2070 PRINT "The store operation failed."
2080 PRINT ST%,EX$
```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```
2090     STOP
2100 LOCAL
2110 END

3000 !
3010 ! Subroutine to initialize HP 8901 Modulation Analyzer
3020 !
3030     PRINT @ AM%,"AUM2TO"      ! Automatic operation, FM, Free Run
3040     PRINT @ AM%,"H1L1D1"    ! 50 Hz HP Filter on, 3 kHz LP on, Peak+
3050 RETURN

4000 !
4010 ! Subroutine to get readings from HP 8901 Modulation Analyzer
4020 ! Give the modulation analyzer 700 msec to settle. Then get
4030 ! readings until two are within 100 hz. Get one more reading
4035 ! and return the average of all three.
4040 !
4050 INPUT @ AM%,R1
4060 !
4070 WAIT 700
4100     INPUT @ AM%,RD
4110     IF ABS(RD-R1) <= 100 THEN GOTO 4200
4120     R1 = RD
4130     GOTO 4100
4200 R1 = RD + R1
4210 INPUT @ AM%,RD
4220 RD = (RD + R1)/3
4230 RETURN
```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

Figure G-3. Example Level Calibration Control Program

```
1  ! Fluke 6080A Signal Generator Level calibration control program.
2  !   Runs on a Fluke 1722A controller.
3  !
4  ! NOTE: enter the power meter calibration factors for your power
5  !   meter into the table in the subroutine beginning at line
6  !   7000. Remember to specify the number of entries in the table.
7  !
8  ! The rear panel CAL|COMP switch must be set to 1 (on) before
9  !   running this program.
10 !
11 ! Disclaimer:
12 !
13 !   This program is provided "AS IS". No indemnity or warranties
14 !   are provided, whether expressed or implied. FLUKE specifically
15 !   disclaims the implied warranties or merchantability and fitness
16 !   for the purpose or use. In no event shall FLUKE be liable for
17 !   any loss of data, use, profits or goodwill, or for special,
18 !   incidental, consequential or other similar damages.
19 !
40 !
50 INIT PORT 0
60 A% = 2%           ! IEEE-488 address of Signal Generator
70 AP% = 13%        ! IEEE-488 address of Power Meter
80 PRINT @ A%,"*rst;*cls"  ! initialize Signal Generator
90 GOSUB 3000       ! initialize Power Meter
100 GOSUB 7000     ! set up CAL factor tables
640 PRINT @ A%,"cal_level"
650 PRINT @ A%,"error? explain" \ INPUT @ A%,ST%,EM$
660 IF (ST% = 0 ) THEN GOTO 800
670   PRINT "There is an error with the 6080A."
680   PRINT ST%,EM$
690   STOP
800 !
810 GOSUB 5000     ! zero power meter
1000 !
1010 ! Main loop
1020 !
1030   ! get frequency, exit main loop on last frequency
1040   PRINT @ A%,"cc_freq?" \ INPUT @ A%,F,UN$
1050   IF (F = 9E9) GOTO 2000
1060   !
1130   ! get power meter reading
1140   GOSUB 4000   ! reading -> RD
1150   !
1160   ! send power meter reading to 6080A
1170   PRINT @ A%,"cc_rdpower";RD;"dbm"
1180 GOTO 1000
2000 !
2010 ! Store results
2020 !
2030 PRINT @ A%,"cc_save"   ! save data in compensation memory
2040 !
```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```

2050 PRINT @ A%, "error? explain" \ INPUT @ A%, ST%, EM$
2060 IF (ST% = 0) THEN GOTO 2900
2080     PRINT "The store operation failed."
2090     PRINT ST%, EM$
2100     STOP
2110 !
2900 LOCAL
2910 END
3000 !
3010 ! Subroutine to initialize HP 436A Power Meter
3020 ! P$ is used when zeroing the power meter too
3030 !
3040     P$ = "D+9H"           ! dBm mode, no CAL factor, auto range, Hold
3050     PRINT @ AP%, P$
3060     PRINT @ AP%, "I"     ! get first reading
3070     INPUT LINE @ AP%, RD$ ! throw it away
3080 RETURN
4000 !
4010 ! Subroutine to get readings from HP 436A Power Meter
4020 !
4030 ! Get two readings within .01 dB, then read eight
4040 ! more and return the average of all ten.
4050 !
4060     ! set delay to 200 ms or 400 ms if 24 dB pad
4070     WT% = 200%
4090     !
4100     ! wait 2 seconds
4110     WAIT 2000 \ PRINT @ AP%, "I" \ INPUT LINE @ AP%, RD$
4120     !
4130     R1 = VAL(RIGHT(RD$, 4))
4480     !
4490     ! get settled reading
4500     !
4510         WAIT WT% \ PRINT @ AP%, "I" \ INPUT LINE @ AP%, RD$
4520         RD = VAL(RIGHT(RD$, 4))
4530         IF ABS(RD-R1) <= .01 THEN GOTO 4600
4540         R1 = RD
4550     GOTO 4500
4580     !
4590     ! The reading is in the settled range, now average more.
4600     R1 = R1 + RD     ! sum includes last 2 readings
4605     AV = 10.0
4610     FOR I% = 1% TO (AV-2)
4620         PRINT @ AP%, "I" \ INPUT LINE @ AP%, RD$
4630         RD = VAL(RIGHT(RD$, 4))
4640         R1 = R1 + RD
4650     NEXT I%
4660     RD = R1 / AV
4670     !
4800     GOSUB 6000           ! power meter CAL factor -> CF
4810     RD = RD + CF
4840 RETURN
5000 !
5010 ! Subroutine to zero HP 436A Power Meter
5020 ! P$ is set up in the power meter initialization routine

```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```

5030 !
5040 PRINT @ A%, "rfout off" \ WAIT 3000
5050 PRINT @ AP%, "Z1T" \ WAIT 30
5060 PRINT @ AP%, P$ \ WAIT 5000
5070 PRINT @ A%, "rfout on" \ WAIT 30
5080 RETURN
6000 !
6010 ! Subroutine to compute power meter CAL factor
6020 !
6030 ! use first data point if frequency is low
6040 CF = 10 * LOG(1/CA(1%))
6050 IF (F/1.OE6 <= FR(1%)) THEN RETURN
6060 !
6070 ! use last data point if frequency is high
6080 CF = 10 * LOG(1/CA(30%))
6090 IF (F/1.OE6) >= FR(30%) THEN RETURN
6100 !
6110 ! search table for closest frequency points
6120 I% = 1%
6130 IF (F/1.OE6 < FR(I%)) THEN GOTO 6500
6140 I% = I% + 1%
6150 GOTO 6130
6500 !
6510 ! interpolate between frequency points
6520 D = (F/1.OE6 - FR(I%-1%)) / (FR(I%)-FR(I%-1%))
6530 C = ( D * (CA(I%)-CA(I%-1%)) ) + CA(I%-1%)
6540 !
6550 ! convert ratio to dB
6560 CF = 10 * LOG(1/C)
6570 RETURN
7000 !
7010 ! Subroutine to set up CAL factor tables
7020 !
7030 ! Number of frequencies used - Maximum of 30
7040 DATA 11
7050 !
7060 ! Table of Frequencies in MHz, and CAL factors
7065 ! as multiplicative scale factors.
7066 ! (Nominally multiply by 1.00).
7070 DATA .1, 1.00
7080 DATA .3, 1.00
7090 DATA 1, 1.00
7100 DATA 3, 1.00
7110 DATA 10, 1.00
7120 DATA 30, 1.00
7130 DATA 100, 1.00
7140 DATA 300, 1.00
7150 DATA 1000, 1.00
7160 DATA 1700, 1.00
7170 DATA 2100, 1.00
7300 !
7310 DIM FR(30%), CA(30%)
7320 !
7330 READ N% \ IF (N% > 30%) THEN N% = 30%
7340 FOR I% = 1% TO N%

```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```
7350     READ FR(I%) ! load frequency table
7360     READ CA(I%) ! load CAL factor table
7370 NEXT I%
7380 !
7390 !
7400 FOR I% = N%+1% TO 30%
7410     FR(I%) = FR(N%) ! fill in rest of tables
7420     CA(I%) = CA(N%)
7430 NEXT I%
7440 RETURN
```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

Figure G-4. Example Reference Calibration Control Program

```

5      ! Fluke 6080A Signal Generator Reference calibration control program.
6      !      Runs on a Fluke 1722A controller.
7      !
8      ! The rear panel CAL|COMP switch must be set to 1 (on) before
9      !      running this program.
10     !
11     ! Disclaimer:
12     !
13     ! This program is provided "AS IS". No indemnity or warranties
14     ! are provided, whether expressed or implied. FLUKE specifically
15     ! disclaims the implied warranties or merchantability and fitness
16     ! for the purpose or use. In no event shall FLUKE be liable for
17     ! any loss of data, use, profits or goodwill, or for special,
18     ! incidental, consequential or other similar damages.
19     !
40     !
70     INIT PORT 0%
80     A% = 2%           ! IEEE-488 address of Signal Generator
90     FC% = 20%        ! IEEE-488 address of Frequency Counter
100    PRINT @ A%, "*rst;*cls" ! initialize Signal Generator
110    GOSUB 3000        ! initialize counter
112    !
120    !
130    PRINT @A%, "cal_refosc" ! enter Reference Osc. Cal procedure
140    PRINT @A%, "error? explain" \ INPUT @ A%, ST%, EM$
150    IF (ST% = 0) THEN GOTO 1000
160        PRINT "There is an error with the 6080A."
170        PRINT ST%, EM$
180        STOP
1000   !
1010  ! Main loop
1020  !
1030      ! get frequency, exit main loop on last frequency
1040      PRINT @ A%, "cc_freq?" \ INPUT @ A%, F, UN$
1050      IF (F = 9E9) GOTO 2000
1060      !
1140      ! get counter reading
1150      GOSUB 4000           ! reading -> RD
1160      !
1170      ! send modulation analyzer reading to 6080A
1180      PRINT @ A%, USING "#####", "cc_rdfreq";RD;"hz"
1190  GOTO 1000
2000  !
2010  ! Store results
2020  !
2030  PRINT @ A%, "cc_save"           ! save data in compensation memory
2040  WAIT 5000                       ! wait 5 seconds for store to complete
2050  PRINT @ A%, "error? explain" \ INPUT @ A%, ST%, EM$
2060  IF (ST% = 0) THEN GOTO 2900
2070      PRINT "The store operation failed."
2080      PRINT EM$
2090      STOP

```


EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```
2900 LOCAL
2910 END

3000 !
3010 ! Subroutine to initialize Fluke 1953A Counter
3020 !   reset counter (input port A, trigger level 0 Volts
3030 !     positive slope AC coupled).
3040 !   select 1 second range and triggered mode
3050 !
3060   PRINT @ FC%,"C R4 H1"
3070 RETURN

4000 !
4010 ! Subroutine to get readings from Fluke 1953A Counter
4020 ! Give the counter 2 seconds to settle. Then get
4030 ! readings until two are within 5 hz. Get one more reading
4035 ! and return the average of all three.
4040 !
4050 PRINT @FC%,"T" \ WAIT 1000 \ INPUT @ FC%,R1
4060 !
4070 WAIT 2000
4100 PRINT @FC%,"T" \ WAIT 1000 \ INPUT @ FC%,RD
4110 IF ABS(RD-R1) <= 5 THEN GOTO 4200
4120 R1 = RD
4130 GOTO 4100
4200 R1 = RD + R1
4210 PRINT @FC%,"T" \ WAIT 1000 \ INPUT @ FC%,RD
4220 RD = (RD + R1)/3
4230 RETURN
```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

Figure G-5. Example Output/Attenuator Compensation and Level Cal Program

```
2      ! Fluke 6080A/82A Signal Generator Output/Attenuator compensation
4      !   and Level calibration control program. Runs on a Fluke 1722A
6      !   controller using an HP8902 Measuring Receiver as the level
8      !   test set.
10     !
12     ! This program allows the following procedures to be performed:
14     !   * Output compensation
16     !   * Attenuator compensation
18     !   * Output compensation with default attenuator data
20     !   * Level Calibration
22     !   * Verification of level performance
24     !       The verification frequencies are specified in a table
26     !       in the subroutine beginning at line 12000.
28     !
30     ! The rear panel CAL|COMP switch must be set to 1 (on) before
32     !   running this program.
34     !
36     ! Disclaimer:
38     !
40     !   This program is provided "AS IS". No indemnity or warranties
42     !   are provided, whether expressed or implied. FLUKE specifically
44     !   disclaims the implied warranties or merchantability and fitness
46     !   for the purpose or use. In no event shall FLUKE be liable for
48     !   any loss of data, use, profits or goodwill, or for special,
50     !   incidental, consequential or other similar damages.
52     !
54     !
56     !
58     !
90     ! Initialization
100    TIMEOUT 30000
110    ON CTRL/C GOTO 30000
115    ON ERROR GOTO 29000
120    !
130    GOSUB 25000                ! Select procedure
140    !
150    INIT PORT 0
160    A% = 2% \ REMOTE @A% \ CLEAR @A% ! IEEE-488 addr of Sig Gen
170    LT% = 14% \ REMOTE @LT% \ CLEAR @LT% ! IEEE-488 addr of Level Test Set
180    LO% = 19% \ REMOTE @LO% \ CLEAR @LO% ! IEEE-488 addr of Local Osc
190    !
200    PRINT @ A%, "*rst;rfout on;*cls"    ! Initialize Signal Generator
210    GOSUB 3000                          ! Initialize Level Test Set
220    PRINT @LO%, "*rst;rfout on;*cls"    ! Initialize Local Oscillator
230    !
240    IF(MD$ = "verify") THEN GOSUB 10000 ELSE GOSUB 500
250    !
260    GOTO 30000                        ! cleanup and exit
500    !
510    !-----
520    ! Main test subroutine
530    !
```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```

540 ! Performs the following actions:
550 !
560 !   * Initiates the comp procedure
570 !   * Main Loop
580 !       * Get frequency and exit if "end-code"
590 !       * Get Reading from Level Test Set
600 !       * Send Reading to Signal Generator
610 !       * End Loop
620 !       * Store results
630 !
640 !
720 TS$ = TIME$           ! Save start time for later
730 GOSUB 3000
770 !
780 PRINT @ A%,MD$       ! Initiate compensation procedure
790 PRINT @ A%,"error? explain" \ INPUT @ A%,ST%,ST$
800 IF (ST% = 0 ) THEN GOTO 850
810     PRINT ST%, ST$
820     STOP
830 !
840 ! Get power-meter/level test set "break frequency"
850 PRINT @ A%, "CC_BRKFREQ?"
860 INPUT @ A%, BF, _SF$
870 !
880 TP = -9999           ! Initialize "TP" to invalid value
890 F = 0
1000 !
1010 ! Main loop
1020 !
1030     ! get frequency, exit main loop on last frequency
1040     FL = F
1050     PRINT @ A%,"CC_FREQ?" \ INPUT @ A%,F,UN$
1060     IF (F = 9E9) GOTO 2000           ! Quit if "end-code"
1070     IF (F <> FL) THEN GOSUB 6000     ! Tune if new freq
1080     !
1090     PRINT @ A%,"CC_TARGET?" \ INPUT @A%,T,UN$ ! Read target value
1100     !
1110     ! Zero power-meter or switch to tuned RF mode if necessary
1120     GOSUB 5000
1130     TP = T
1140     !
1150     ! get reading
1160     AP = T           ! "AP" approximates expected reading
1170     GOSUB 4000       ! reading -> RD
1180     !
1190     PRINT F/1E6,
1200     PRINT USING "S####.###",RD,RD-T
1210     !
1220     ! send reading to Signal Generator
1230     PRINT @ A%,"CC_RDPOWER ";RD;" DBM"
1240 GOTO 1000
2000 !
2010 ! Store results
2020 !
2030 PRINT @ A%,"CC_SAVE"           ! save data in compensation memory

```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```

2040 WAIT 30000 ! wait 30 seconds for store to complete
2050 PRINT @ A%, "error? explain" \ INPUT @ A%, ST%, ST$
2060 IF (ST% = 0 ) THEN GOTO 2090
2070 PRINT ST%, ST$
2080 STOP
2090 PRINT "started at :"; TS$, "ended at :"; TIME$
2100 RETURN
3000 !
3010 !-----
3020 ! Subroutine to initialize HP 8902A
3030 !
3040 !
3050 IL = 120.53E6 ! Intermediate Freq of LO
3060 LF = 2.5E6 ! Lowest freq in tuned RF mode
3070 PRINT @ A%, "freq 100 khz; ampl 10 dbm" \ WAIT 500
3080 PRINT @ LT%, "AU 100kz 22.32SP" ! Enable RECAL/UNCAL serial poll bit
3090 PRINT @ LT%, "27.0sp 32.0sp" ! 0.01 dB res, disable offset mode
3100 PRINT @ LT%, "M4 LG" \ WAIT 500 ! Power-meter mode in dBm
3110 AP=0 \ F=0 \ GOSUB 16000 ! zero power-meter
3120 RETURN
4000 !
4010 !-----
4020 ! Subroutine to get readings from HP 8902A
4030 !
4040 ! Get two readings within specified tolerance, then read
4050 ! (AV-2) more and returns the average of all.
4060 !
4070 ! The delay between readings, and the "window" of valid readings
4080 ! is dependent on the expected level. At lower levels, We must
4090 ! wait longer between readings and expect more rattle.
4100 ! Note: -14 dBm is near the lower end of the power-meter range
4110 ! so it is slower and has more rattle.
4120 !
4130 ! Inputs: AP = approximates expected reading
4140 ! Outputs: RD = settled and averaged reading
4150 !
4160 ! Local: AV = number of readings averaged
4170 ! WN = Settled reading window
4180 ! WS% = Wait between readings during settling period
4190 ! WI% = Wait between readings during average period
4200 !
4210 AV = 15.0
4220 WI% = 50
4230 !
4240 GOSUB 8200 ! short delay
4250 WS% = 100 \ WN = 0.01 ! default
4260 IF (AP = -14 AND F < LF) THEN WS% = 2000 \ WN = 0.01
4270 IF (AP < -40) THEN WAIT 500 \ WS% = 100 \ WN = 0.01
4280 IF (AP < -80) THEN WAIT 750 \ WS% = 500 \ WN = 0.01
4290 IF (AP < -110) THEN WAIT 750 \ WS% = 1000 \ WN = 0.02
4300 !
4310 INPUT @LT%, R1
4480 !
4490 ! get settled reading
4500 !

```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```

4510     WAIT WS%
4520     INPUT @LT%,RD
4530     IF( ABS(RD-R1) <= WN ) THEN GOTO 4600
4540     R1 = RD
4550     GOTO 4500
4580     !
4590     ! The reading is in the settled range, now average more.
4600     R1 = R1 + RD     ! sum includes last 2 readings
4610     FOR I% = 1% TO (AV-2)
4620         WAIT WI% \ INPUT @LT%,RD
4640         R1 = R1 + RD
4650     NEXT I%
4660     RD = R1 / AV
4670     !
4680     RETURN
5000     !
5010     !-----
5020     ! Zero power-meter mode or switch to tuned RF mode
5030     !
5040     ! This routine is called after each settled reading has
5050     ! been sent to the SigGen or when the frequency or amplitude
5060     ! changes during verification. It performs the following actions:
5200     !
5210     ! * If below 8902's tuned RF range and measuring first 24 dB pad,
5220     !     zero power-meter.
5230     ! * If in 8902's tuned RF range and measuring first 24 dB pad,
5240     !     switch to tuned RF mode. (different level for verification).
5600     !
5610     ! When below tuned RF range: Zero power meter at first 24 dB pad
5620     IF (F < LF) AND (T<=-14) AND (TP >-14) THEN GOSUB 16000 \ RETURN
5630     !
5640     ! When in tuned RF range: Switch to tuned RF mode at first 24 dB pad
5650     IF (F < LF) THEN RETURN
5660     IF(MD$<>"verify") AND(T<=-14.0) AND(TP >-14.0) THEN GOSUB 9000\RETURN
5670     IF(MD$="verify") AND(T<=-11.1) AND(TP >-11.1) THEN GOSUB 9000\RETURN
5680     RETURN
6000     !
6010     !-----
6020     !
6030     ! Tune new frequency for Attenuator Compensation procedures.
6040     !     Performs all 8902 Calibration transfers for this frequency.
6050     !
6060     ! Note: When running the procedure with a 6082, the 8902 system must
6070     !     contain a microwave converter and an additional 6082 as a local
6080     !     oscillator.
6200     !
6210     IF( MD$ = "comp_att" OR MD$ = "verify") THEN GOTO 6300
6220     ! new frequency, tune 8902 and short delay
6230     PRINT @ LT%, F/1E6; " MZ M4" \ GOSUB 8200
6240     RETURN
6300     !
6310     ! Attenuator procedure only:
6320     !     Skip to 6082 code if above 1300 MHz
6330     !
6340     IF(F > 1300E6) THEN GOTO 6500

```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```

6350      !
6360      ! 6080 Code: Program new frequency
6370      PRINT @ LT%, F/1E6; " MZ M4" \ GOSUB 8200
6380      !
6390      ! If freq is above the break-freq, Cal tuned RF mode then resume.
6400      !       (except during verification)
6410      IF (F>=BF AND MD$<>"verify") THEN GOSUB 7000 \PRINT @A%,"cc_resume"
6420      RETURN
6500      !
6510      ! 6082 Code: Program LO, and 8902 frequency and frequency offset.
6520      !
6530      IF( F >= 1900E6 ) THEN FO = F - IL      ! determine 8902 freq offset
6540      IF( F < 1900E6 ) THEN FO = F + IL
6550      !
6560      ! Program Local Oscillator and 8902 freq offset mode
6570      PRINT @ LO%, "freq "; FO/1E6; " mhz; ampl 1 dbm"
6580      PRINT @ LT%, "27.0SP M4 27.3SP"; FO/1E6; "MZ" \ GOSUB 8200
6590      !
6600      ! Program 8902 to 6082 output frequency (in addition to offset)
6610      PRINT @ LT%, "FR"; F/1E6 ; "MZ"
6620      !                                     ! calibrate 8902 at new frequency
6630      IF (F>=BF AND MD$<>"verify") THEN GOSUB 7000 \PRINT @A%,"cc_resume"
6640      RETURN
7000      !
7010      !-----
7020      ! Subroutine to cal the 8902A in the tuned RF mode
7030      !
7040      ! Starts at -11.1 dBm so that first 24 dB pad is in for VSWR.
7050      ! Steps down in 3 dB increments making the cal transfers
7060      ! as it goes. All transfers are made before measuring
7070      ! the attenuators so we don't have to be concerned about
7080      ! the measurement levels coinciding with the re-cal levels.
7090      !
7100      PRINT "Calibrating 8902 at ";F/1E6;" MHz ";
7110      AC = -11.1
7120      PRINT @ A%, "ampl "; AC; "dbm"           ! program Siggen amplitude
7130      PRINT ".";
7140      GOSUB 16000                               ! zero power-meter
7150      GOSUB 9000                                ! tuned RF mode and 1st transfer
7160      !
7170      FOR AC = -11.1 TO -70 STEP -3.0
7180          PRINT @ A%, "ampl "; AC; "dbm"
7190          PRINT ".";
7200          GOSUB 8200                            ! short delay
7210          S% = SPL(LT%)                          ! Check recal bit
7220          IF ((S% AND 32%) = 0) GOTO 7500       ! Skip cal if bit isn't set
7230          PRINT @ LT%, "C1"                    ! calibrate 8902
7240          GOSUB 8000                            ! long delay
7250          S% = SPL(LT%)                          ! clear serial poll status
7260          S% = SPL(LT%)                          ! recal/uncal bit should be cleared
7270          IF ((S% AND 32%) = 0) GOTO 7500
7280          PRINT "8902A Calibration failed at: ";F;" Hz, and ";AC" dBm"
7290          STOP
7500      NEXT AC
7590      !

```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```

7600 PRINT @ LT%, "M4 LG"           ! switch back to power-meter mode
7610 GOSUB 8200 \ PRINT " done"     ! short delay
7620 RETURN
8000 !
8010 !-----
8020 ! Wait 15 seconds then throw one reading away
8030 !
8040 WAIT 15000%
8050 INPUT @ LT%, RD
8060 RETURN
8200 !
8210 !-----
8220 ! Wait 200 ms then throw one reading away
8230 !
8240 WAIT 200%
8250 INPUT @ LT%, RD
8260 RETURN
9000 !
9010 !-----
9020 ! switch to tuned RF mode
9030 !
9040 IF(MD$ = "verify") THEN PRINT "switching to tuned RF mode ... ";
9050 WAIT 5000 \ GOSUB 4000         ! medium delay
9060 GOSUB 16000                   ! zero power-meter
9070 PRINT @ LT%, "S4"             ! change to tuned RF mode
9080 GOSUB 8000                    ! long delay
9090 PRINT @LT%, "C1" \ GOSUB 8000 ! always cal at first point
9100 S% = SPL(LT%)                 ! clear serial poll status
9110 IF(MD$ = "verify") THEN PRINT "done"
9120 RETURN
10000 !
10010 !-----
10020 ! Level Verification
10030 !
10040 ! Steps through the specified frequencies and amplitudes and
10050 ! compares the measured level to the expected level. The
10060 ! results are printed to display and to the file "lc8902.vfy".
10070 ! Calibrates the 8902 as needed as it steps the level down.
10080 !
10090 ! Performs the following actions:
10100 !
10110 !     Loads verification frequency list (subroutine 12000)
10120 !     Foreach frequency in list
10130 !     {
10140 !         Program SigGen frequency
10150 !         Foreach amplitude from +13 dBm to -125 dBm step -6 dB
10160 !         {
10170 !             Program 8902
10180 !             Program SigGen level
10190 !             Re-cal 8902 if needed
10200 !             Get reading from 8902 and print results
10210 !             (Take a second reading if out-of-spec)
10220 !             Step down 3 dB in small steps
10230 !             Re-cal 8902 if needed
10240 !             Step down 3 dB again in small steps

```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```

10250 !      ]
10260 !    ]
10270 !
10280 !
10290 OPEN "lc8902.vfy" AS NEW FILE 1
10300 !
10310 BF = 0.0 ! All freqs verified to low levels
10320 SA = 13.0 ! Starting amplitude
10330 EL = -114.0 ! Ending amplitude for 6080
10340 EG = -100.0 ! Ending amplitude for 6082 When (F > 1300 MHz)
10350 AI = -6.026 ! Amplitude increment
10360 MX = 1.0 ! Spec limit
10370 WE = 0.0 ! Worst error of verification run
10380 !
10390 TS$ = TIME$
10400 !
10410 GOSUB 12000 ! load freq list into array "FR()"
10420 ! and number of freqs into N%
10430 FL = 0 ! "FL" = previous frequency
10440 !
10450 FOR FI% = 1% TO N%
10460 !{
10470 F = FR(FI%) ! "F" = current frequency
10480 PRINT @A%, "freq ";F;"hz"
10490 !
10500 IF( F <= 1300E6 ) THEN EN = EL ! "EN" is lowest amplitude
10510 IF( F > 1300E6 ) THEN EN = EG ! tested (depends on freq)
10520 TP = -9999 ! "TP" = previous target
10530 EF$ = "good" ! "EF" = error flag for retry
10540 NS = 1 ! "NS" = # of small ampl steps
10550 SD = 100 ! "SD" = normal step-down delay
10560 !
10590 FOR AP = SA TO EN STEP AI
10600 !{
10610 IF( AP < -100 ) THEN NS = 6 \ SD = 500 ! step down slowly
10620 T = AP
10630 PRINT @A%, "ampl ";AP;"dbm" ! Program siggen level
10640 IF(F <> FL) THEN GOSUB 6000 ! If new freq, Tune 8902
10650 !
10660 GOSUB 5000 ! Zero Pmeter, or tuned RF
10670 FL = F
10680 GOSUB 11000 ! Calibrate 8902 if needed
10690 GOSUB 4000 ! Get reading
10700 !
10710 ! Print results, flag out-of-spec errors with asterisks
10720 ER = RD-AP
10730 IF( ABS(ER) > ABS(WE) ) THEN WE = ER
10740 IF( ABS(ER) > MX ) THEN FL$ = " *****" ELSE FL$ = " "
10750 PRINT USING "S#####.###", F/1E6, AP, RD, ER; FL$
10760 PRINT #1, USING "S#####.###", F/1E6, AP, RD, ER; FL$
10770 !
10780 ! Try again if out-of-spec (** JUMP TO TOP OF LOOP **)
10790 IF(ABS(ER) > MX AND EF$ = "good") THEN EF$="bad" \ GOTO 10600
10800 !
10810 ! Step smoothly in small steps to next amplitude

```


EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```

10820     FOR SI = 1 TO NS/2
10830         PRINT @A%, "ampl "; AP + (SI*AI/NS); " dbm" \ WAIT SD
10840     NEXT SI
10850     GOSUB 11000             ! Calibrate 8902 if needed
10860     FOR SI = NS/2 TO NS
10870         PRINT @A%, "ampl "; AP + (SI*AI/NS); " dbm" \ WAIT SD
10880     NEXT SI
10890     TP = T \ EF$ = "good"
10900     !]
10910 NEXT AP
10920 !]
10930 NEXT FI%
10940 !
10950 PRINT "started at :"; TS$, "ended at :"; TIME$
10960 PRINT "Worst Error = "; WE
10970 RETURN
11000 !-----
11010 ! Calibrate 8902 during verification (if needed)
11020 !
11030 ! If serial poll status bit 32 is set, the 8902 is requesting
11040 ! recalibration. Do the calibration and check the bit again.
11050 ! If it is still set, the calibration failed and we quit
11060 ! immediately.
11070 !
11080 GOSUB 8200
11090 S% = SPL(LT%)
11100 !
11110 ! Calibrate only if level below -11.1 and recal bit is set
11120 IF ((AP > -11.1) OR (S% AND 32%) = 0) GOTO 11200
11130 PRINT @ LT%, "C1"             ! calibrate 8902
11140 GOSUB 8000                 ! long delay
11150 !
11160 S% = SPL(LT%)             ! check recal bit again
11170 IF ((S% AND 32%) = 0) GOTO 11200
11180 PRINT "8902A Calibration failed at: "; F; " Hz, and "; AC " dBm"
11190 STOP
11200 RETURN
12000 !-----
12010 !
12020 ! Load verification frequencies into table
12030 !
12040 ! The frequency list and number of frequencies used are
12050 ! specified by the data statements below. The number
12060 ! of frequencies must match the number of table entries.
12070 !
12080 ! NOTE: All frequencies are verified in the tuned RF mode so the
12090 ! list cannot contain any frequencies less than 2.5 MHz.
12100 !
12110 DIM FR(30%)
12120 !
12130 ! Number of frequencies in table below
12140 DATA 14
12150 !
12160 ! Table of Frequencies in Hz
12170 DATA 10000000

```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```

12180 DATA      50000000
12190 DATA      100000000
12200 DATA      200000000
12210 DATA      400000000
12220 DATA      600000000
12230 DATA      800000000
12240 DATA     1000000000
12250 DATA     1200000000
12260 DATA     1400000000
12270 DATA     1600000000
12280 DATA     1800000000
12290 DATA     2000000000
12300 DATA     2112000000
12310 !
12700 READ N%
12710 IF (N% > 30%) THEN N% = 30%
12720 FOR FI% = 1% TO N%
12730     READ FR(FI%)    ! load frequency table
12740 NEXT FI%
12750 RETURN
16000 !
16010 !-----
16020 ! Subroutine to zero power-meter in HP 8902A
16030 !
16040 PRINT @ LT%,"M4"    \ GOSUB 4000
16050 PRINT @ LT%,"ZR"    \ GOSUB 8000    ! long delay
16060 PRINT @ LT%,"M4 LG" \ GOSUB 8200    ! short delay
16070 RETURN
24990 !-----
25000 !
25010 ! Ask operator which procedure to use
25020 !
25030 MD% = 0%                ! default is output
25040 PRINT "Select compensation procedure:"
25050 PRINT "    0 output"
25060 PRINT "    1 attenuator"
25070 PRINT "    2 output with default attenuator"
25080 PRINT "    3 level calibration"
25090 PRINT "    4 attenuator verification only"
25110 !
25120 INPUT MD%
25130 IF(MD% < 0% OR MD% > 4%) GOTO 25000
25140 IF(MD%=0%) THEN MD$="comp_out"
25150 IF(MD%=1%) THEN MD$="comp_att"
25160 IF(MD%=2%) THEN MD$="comp_outdef"
25170 IF(MD%=3%) THEN MD$="cal_level"
25190 IF(MD%=4%) THEN MD$="verify"
25200 RETURN
29000 !
29005 PRINT "Hung at ";F,AP \ PRINT CHR$(7) \ WAIT 10000
29010 PRINT @A%, "ampl_step 12 db"
29020 PRINT @A%, "step_ampl up; step_ampl down"
29025 PRINT #1,"Hung at ";F,AP
29030 RESUME
30000 !

```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```
30010 !-----  
30020 ! Finished, close up files and exit  
30030 !  
30040 CLOSE 1  
30050 LOCAL  
30060 END
```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

Figure G-6. Example Sub-Synthesizer Compensation Program

```

1  ! Fluke 6080A Signal Generator Output/Attenuator compensation and
2  !   Level cal control program. Runs on a Fluke 1722A controller.
3  !
4  ! NOTE: enter the power meter calibration factors for your power
5  !   meter into the table in the subroutine beginning at line
6  !   7000. Remember to specify the number of entries in the table.
7  !
8  ! The rear panel CAL|COMP switch must be set to 1 (on) before
9  !   running this program.
10 !
11 ! Disclaimer:
12 !
13 !   This program is provided "AS IS". No indemnity or warranties
14 !   are provided, whether expressed or implied. FLUKE specifically
15 !   disclaims the implied warranties or merchantability and fitness
16 !   for the purpose or use. In no event shall FLUKE be liable for
17 !   any loss of data, use, profits or goodwill, or for special,
18 !   incidental, consequential or other similar damages.
19 !
20 !
30 TIMEOUT 10000
50 INIT PORT 0
60 A% = 2%           ! IEEE-488 address of Signal Generator
70 AP% = 13%        ! IEEE-488 address of Power Meter
80 PRINT @ A%,"*rst;*cls" ! initialize Signal Generator
90 GOSUB 3000       ! initialize Power Meter
100 GOSUB 7000     ! set up CAL factor tables
500 !
510 ! Ask operator which cal/comp procedure
520 !
530 MD% = 0%        ! default level calibration
540 PRINT "Select calibration/compensation procedure:"
545 PRINT "  0 for level calibration"
550 PRINT "  1 for output compensation"
560 PRINT "  2 for attenuator compensation"
570 PRINT "  3 for output with default attenuator compensation"
580 INPUT MD%
590 IF (MD% < 0 OR MD% > 3%) GOTO 500
595 IF (MD% = 0%) THEN CM$ = "cal_level"
600 IF (MD% = 1%) THEN CM$ = "comp_out"
610 IF (MD% = 2%) THEN CM$ = "comp_att"
620 IF (MD% = 3%) THEN CM$ = "comp_outdef"
630 !
640 PRINT @A%,CM$
650 PRINT @ A%,"error? explain" \ INPUT @ A%,ST%,EM$
660 IF (ST% = 0 ) THEN GOTO 800
670   PRINT "There is an error with the 6080A."
680   PRINT ST%,EM$
690   STOP
800 !
810 GOSUB 5000     ! zero power meter
820 TL = 10      ! flag used to determine when to zero meter
1000 !

```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```

1010 ! Main loop
1020 !
1030 ! get frequency, exit main loop on last frequency
1040 PRINT @ A%, "cc_freq?" \ INPUT @ A%, F, UN$
1050 IF ( F = 9E9 ) GOTO 2000
1060 !
1070 ! zero power meter before measuring first 24 dB attenuator
1080 ! (target level changes from -2 dBm to -14 dBm).
1090 PRINT @ A%, "cc_target?" \ INPUT @ A%, T, UN$
1100 IF ((T = -14) AND (TL = -2)) THEN GOSUB 5000 ! zero power meter
1110 TL = T
1120 !
1130 ! get power meter reading
1140 GOSUB 4000 ! reading -> RD
1150 !
1160 ! send power meter reading to 6080A
1170 PRINT @ A%, "cc_rdpower "; RD; " dbm"
1180 GOTO 1000
2000 !
2010 ! Store results
2020 !
2030 PRINT @ A%, "cc_save" ! save data in compensation memory
2040 IF( CM$ <> "comp_att" ) THEN GOTO 2050
2045 WAIT 45000 ! wait 45 seconds for atten store
2050 PRINT @ A%, "error?" \ INPUT @ A%, ST%
2060 IF (ST% = 0 OR ST% = 79%) THEN GOTO 2900
2080 PRINT ST%
2100 STOP
2900 END
3000 !
3010 ! Subroutine to initialize HP 436A Power Meter
3020 ! P$ is used when zeroing the power meter too
3030 !
3040 P$ = "D+9H" ! dBm mode, no CAL factor, auto range, Hold
3050 PRINT @ AP%, P$
3060 PRINT @ AP%, "I" ! get first reading
3070 INPUT LINE @ AP%, RD$ ! throw it away
3080 RETURN
4000 !
4010 ! Subroutine to get readings from HP 436A Power Meter
4020 !
4030 ! Get two readings within .01 dB, then read eight
4040 ! more and return the average of all ten.
4050 !
4060 ! set delay to 200 ms or 400 ms if 24 dB pad
4070 WT% = 200%
4080 IF( T = -14 ) THEN WT% = 400%
4090 !
4100 ! wait 2 seconds
4110 WAIT 2000 \ PRINT @ AP%, "I" \ INPUT LINE @ AP%, RD$
4120 !
4130 R1 = VAL(RIGHT(RD$, 4))
4480 !
4490 ! get settled reading
4500 !

```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

```

4510      WAIT WT% \ PRINT @ AP%,"I" \ INPUT LINE @ AP%,RD$
4520      RD = VAL(RIGHT(RD$,4))
4530      IF ABS(RD-R1) <= .01 THEN GOTO 4600
4540      R1 = RD
4550      GOTO 4500
4580      !
4590      ! The reading is in the settled range, now average more.
4600      R1 = R1 + RD      ! sum includes last 2 readings
4605      AV = 4.0
4610      FOR I% = 1% TO (AV-2)
4620          PRINT @ AP%,"I" \ INPUT LINE @ AP%,RD$
4630          RD = VAL(RIGHT(RD$,4))
4640          R1 = R1 + RD
4650      NEXT I%
4660      RD = R1 / AV
4670      !
4800      GOSUB 6000          ! power meter CAL factor -> CF
4810      RD = RD + CF
4840      RETURN
5000      !
5010      ! Subroutine to zero HP 436A Power Meter
5020      ! P$ is set up in the power meter initialization routine
5030      !
5040          PRINT @ A%,"rfout off" \ WAIT 100
5050          PRINT @ AP%,"Z1T" \ WAIT 1000
5060          PRINT @ AP%,P$ \ WAIT 5000
5070          PRINT @ A%,"rfout on" \ WAIT 30
5080      RETURN
6000      !
6010      ! Subroutine to compute power meter CAL factor
6020      !
6030          ! use first data point if frequency is low
6040          CF = 10 * LOG(1/CA(1%))
6050          IF (F/1.0E6 <= FR(1%)) THEN RETURN
6060          !
6070          ! use last data point if frequency is high
6080          CF = 10 * LOG(1/CA(30%))
6090          IF (F/1.0E6) >= FR(30%) THEN RETURN
6100          !
6110          ! search table for closest frequency points
6120          I% = 1%
6130          IF (F/1.0E6 < FR(I%)) THEN GOTO 6500
6140          I% = I% + 1%
6150          GOTO 6130
6500          !
6510          ! interpolate between frequency points
6520          D = (F/1.0E6 - FR(I%-1%)) / (FR(I%)-FR(I%-1%))
6530          C = ( D * (CA(I%)-CA(I%-1%)) ) + CA(I%-1%)
6540          !
6550          ! convert ratio to dB
6560          CF = 10 * LOG(1/C)
6570      RETURN
7000      !
7010      ! Subroutine to set up CAL factor tables
7020      !

```

```
7030 ! Number of frequencies used - Maximum of 30
7040 DATA 11
7050 !
7060 ! Table of Frequencies in MHz, and CAL factors
7065 !   as multiplicative scale factors.
7066 !   (Nominally multiply by 1.00).
7070 DATA .1, 1.00
7080 DATA .3, 1.00
7090 DATA 1, 1.00
7100 DATA 3, 1.00
7110 DATA 10, 1.00
7120 DATA 30, 1.00
7130 DATA 100, 1.00
7140 DATA 300, 1.00
7150 DATA 1000, 1.00
7160 DATA 1700, 1.00
7170 DATA 2100, 1.00
7300 !
7310 DIM FR(30%), CA(30%)
7320 !
7330 READ N% \ IF (N% > 30%) THEN N% = 30%
7340 FOR I% = 1% TO N%
7350     READ FR(I%) ! load frequency table
7360     READ CA(I%) ! load CAL factor table
7370 NEXT I%
7380 !
7390 !
7400 FOR I% = N%+1% TO 30%
7410     FR(I%) = FR(N%) ! fill in rest of tables
7420     CA(I%) = CA(N%)
7430 NEXT I%
7440 RETURN
```

EXAMPLE CALIBRATION CONTROLLER PROGRAMS

Figure G-7. Example Coarse Loop Compensation Program

```
5  ! Fluke 6080A Signal Generator Coarse Loop Compensation control program.
6  !   Runs on a Fluke 1722A controller.
7  !
8  ! The rear panel CAL|COMP switch must be set to 1 (on) before
9  !   running this program.
10 !
11 ! Disclaimer:
12 !
13 !   This program is provided "AS IS". No indemnity or warranties
14 !   are provided, whether expressed or implied. FLUKE specifically
15 !   disclaims the implied warranties or merchantability and fitness
16 !   for the purpose or use. In no event shall FLUKE be liable for
17 !   any loss of data, use, profits or goodwill, or for special,
18 !   incidental, consequential or other similar damages.
19 !
40 !
50 INIT PORT 0
60 A% = 2%           ! IEEE-488 address of Signal Generator
70 TIMEOUT 0       ! Infinite timeout
80 CLEAR @ A%      ! device clear
90 PRINT @ A%,"*rst;*cls" ! initialize Signal Generator
100 PRINT @ A%,"comp_coarse" ! start coarse comp procedure
110 PRINT @ A%,"*opc?"    ! wait for operation complete
120 INPUT @ A%, R$
130 PRINT @ A%,"error? explain" \ INPUT @ A%,ST%,EX$
140 IF (ST% = 0 ) THEN GOTO 200
150     PRINT ST%,EX$
160     STOP
200 END
```


Figure G-8. Example Sum Loop Compensation Program

```

5  ! Fluke 6080A Signal Generator Sum Loop Compensation control program.
6  !   Runs on a Fluke 1722A controller.
7  !
8  ! The rear panel CAL|COMP switch must be set to 1 (on) before
9  !   running this program.
10 !
11 ! Disclaimer:
12 !
13 !   This program is provided "AS IS". No indemnity or warranties
14 !   are provided, whether expressed or implied. FLUKE specifically
15 !   disclaims the implied warranties or merchantability and fitness
16 !   for the purpose or use. In no event shall FLUKE be liable for
17 !   any loss of data, use, profits or goodwill, or for special,
18 !   incidental, consequential or other similar damages.
19 !
40 !
50 INIT PORT 0
60 A% = 2%           ! IEEE-488 address of Signal Generator
70 TIMEOUT 0       ! Infinite timeout
80 CLEAR @ A%      ! device clear
90 PRINT @ A%,"*rst;*cls" ! initialize Signal Generator
100 PRINT @ A%,"comp_sum" ! start sum comp procedure
110 PRINT @ A%,"*opc?"   ! wait for operation complete
120 INPUT @ A%, R$
130 PRINT @ A%,"error? explain" \ INPUT @ A%,ST%,EX$
140 IF (ST% = 0 ) THEN GOTO 200
150     PRINT ST%,EX$
160     STOP
200 END

```

INDEX

- A1 Display PCA (see Display PCA)
- A2 Coarse Loop PCA (see Coarse Loop PCA)
- A3 Subsynthesizer VCO PCA (see Subsynthesizer VCO PCA)
- A4 Subsynthesizer PCA (see Subsynthesizer PCA)
- A5 Coarse Loop VCO PCA (see Coarse Loop VCO PCA)
- A6 Mod Oscillator PCA (see Mod Oscillator PCA)
- A7 Relay Driver PCA (see Relay Driver PCA)
- A9 Sum Loop VCO PCA (see Sum Loop VCO PCA)
- A12 Sum Loop PCA (see Sum Loop PCA)
- A13 Controller PCA (see Controller PCA)
 - 14 FM PCA (see FM PCA)
- A15 Power Supply PCA (see Power Supply PCA)
- A16 IEEE-488 Connector PCA (see IEEE-488 Connector PCA)
- A19 Switch PCA (see Switch PCA)
- A31 Output PCA (see Output PCA)
- A32 Premodulator PCA (see Premodulator PCA)
- A33 Modulation Control PCA (see Mod Control PCA)
- A35 Attenuator/RPP Assembly (see Attenuator PCA)
- A35A34 Attenuator PCA (see Attenuator PCA)
- Access procedures, 5-1 (also see replacing modules)
 - A2 Coarse Loop PCA, 5-4
 - A3 Subsynthesizer VCO PCA, 5-5
 - A4 Subsynthesizer PCA, 5-5
 - A5 Coarse Loop VCO PCA, 5-5
 - A6 Mod Oscillator PCA, 5-6
 - A9 Sum Loop VCO PCA, 5-7
 - A12 Sum Loop PCA, 5-8
 - A13 Controller PCA, 5-8
 - A14 FM PCA, 5-9
 - A22 Delay Line Assembly, 5-10
 - A31 Output PCA, 5-6
 - A32 Premodulator PCA, 5-7
 - A33 Modulation Control PCA, 5-7
 - A35 Attenuator/RPP Assembly, 5-9
 - Front panel section, 5-2
 - Rear panel section, 5-3
- Acquisition oscillator level adjustment, R132, 6C-47
- Address decoder troubleshooting, 6B-6
- Alignment, introduction, 6-1
- Alternate reference frequency, setting SW502 for, 6C-33
- Amplitude modulation, 2-7
- Attenuator/RPP Assembly (A35)
 - Access procedure, 5-9
 - Attenuator control interface, 6B-3
 - Attenuator/reverse-power protection (RPP) circuit, 6D-21
 - Parts list, 8-72
 - Schematic, 10-63
 - Troubleshooting, 6D-22
- AUX connector, using, F-1
- Calibration
 - AM, 4-3
 - AM, front panel procedure, 4-4
 - AM, remote procedure, 4-4
 - Closed-case, 4-1
 - FM, 4-6
 - FM, front panel procedure, 4-7
 - FM, remote procedure, 4-7
 - Front panel, 4-1
 - Remote, 4-1
 - Setup, 4-3
- Calibration/compensation memory, 6B-8
 - Memory origin status, 6B-9
 - Memory status, 6B-8
 - Repairing checksum errors, 6B-9
- Circuit description, introduction, 6-1
- Coarse Loop (also see Coarse Loop PCA and Coarse Loop VCO PCA)
 - Block diagram, 6C-21
 - Compensation procedure, front panel, 7-30
 - Compensation procedure, remote, 7-31
 - N-divider logic states, 6C-27
 - RF levels, 6C-25
 - Tests, 6-13
- Coarse Loop PCA (A2)
 - Access procedure, 5-4
- Adjustments
 - 2-MHz Notch Adjustment, L205, 6C-33

INDEX, *continued*

- 40-MHz Oscillator Adjustment, L601, 6C-31
- 80-MHz Filter Tuning, L612 and L613, 6C-32
- 80-MHz Level Adjustment, R617, 6C-32
- Acquisition Oscillator Level Adjustment, R227, 6C-30
- Alternate Reference Frequency Selection, 6C-33
- Discriminator Video Amplifier Offset Adjustment, R102, 6C-30
- Steering Gain Adjustment, R221, 6C-30
- Circuit description, 6C-17
 - Coarse loop, 6C-20
 - Reference section, 6C-17
- Parts list, 8-22
- Schematic, 10-6
- Test points, 6C-29
- Troubleshooting, 6C-23
 - Main loop, 6C-25
 - Reference section, 6C-23
- Coarse Loop VCO PCA (A5)
 - Access procedure, 5-5
 - Binary band control signals, 6C-34
 - Circuit description, 6C-34
 - Parts list, 8-33
 - Schematic, 10-17
 - Troubleshooting, 6C-35
- Controller PCA (A13)
 - Access procedure, 5-8
 - Block diagram, 6B-2
 - Circuit description 6B-1
 - Parts list, 8-43
 - Schematic, 10-28
 - Software description, 2-8
 - Calibration/compensation memory, 2-9
 - Self test, 2-9
 - Status signals, 2-9
 - User interface, 2-8
 - Troubleshooting, 6B-4
 - Address decoder, 6B-6
 - Bus error, 6B-5
 - Clock, 6B-5
 - Interrupts, 6B-5
 - I/O diagnostic tests, 6B-7
 - Microprocessor bus, 6B-6
 - Microprocessor kernel, 6B-5
 - Power-on reset, 6B-5
 - RF control, 6B-4
 - Unused microprocessor inputs, 6B-5
- Compensation memory, updating with module exchange data, 6-10
- Compensation procedures, 7-1
- Diagnostic functions, 6-17
 - Digital control latch test, 6-17
 - Display synthesizer loop frequencies, 6-18
 - Instrument diagnostic state, 6-17
 - Set internal DACs, 6-17
- Display PCA (A1)
 - Access procedure, 5-2
- Parts list, 8-20
- Schematic 10-3
- Equipment recommended for performance tests, 3-2
- Factory service, obtaining, 1-2
- Fault tree, frequency synthesis, 6C-2
- Flatness test, 3-14
- Fluke Service Centers, 8-4
- FM PCA (A14)
 - Access procedure, 5-9
 - Adjustments, 6E-13
 - Alignment, 6E-15
 - Parts list, 8-46
 - Schematic, 10-33
 - Troubleshooting, 6E-11
 - Frequency check, 6E-11
 - Input signals and control input signals checks, 6E-13
 - Modulation check, 6E-12
- FM/ ϕ M (also see FM PCA)
 - Block diagram, 6E-3
 - Circuit description, 6E-1
 - Divider section, 6E-5
 - Modulation section, 6E-9
 - Oscillator section, 6E-4
 - Phase detectors, loop circuits, and logic section, 6E-6
 - Fault tree, 6E-1
- Frequency, 2-2
 - Accuracy test, 3-5
 - And phase modulation circuit description, troubleshooting, and alignment 6E-1
 - Band logic states 6D-10
 - Coverage bands 2-3
 - Fault tree, 6C-1
 - Modulation, 2-4
 - Synthesis circuit description, troubleshooting, and alignment, 6C-1
- Front panel
 - Access procedure, 5-2
 - Circuit description, 6B-9
 - Bright-digit effect, 6B-10
 - Data communications, 6B-10
 - Display blanking, 6B-11
 - Display filament voltage, 6B-10
 - Display PCA, 6B-10
 - Edit knob interface, 6B-11
 - Interface, 6B-3
 - Operate/standby selection, 6B-11
 - Remote footswitch (AUX connector), 6B-10
 - Switchboard interface, 6B-10
 - Troubleshooting, 6B-11
- Functional description, 2-2
- Harmonic and line-related spurious test, 3-15
- High-Stability Reference, Option 6080A-130, 9-1
 - Adjusting the reference frequency, 9-1
 - Parts list, 9-2
- IEEE-488 Connector PCA (A16)
 - Interface, 6B-3
 - Parts list, 8-54

- Schematic, 10-41
- Instrument preset state, A-1
- Intermodulation
 - Distortion test, 3-40
 - Intermodulation test, 3-39
- Internal mod oscillator, see Mod Oscillator PCA (A6)
- Level accuracy test
 - Alternate, 3-11
 - High-level, 3-6
 - Low-level, 3-9
 - Mid-level, 3-8
- Level flatness compensation, 7-1
 - Accuracy notes, 7-3
 - Compensating level flatness errors in an external system, 7-8
 - Front panel attenuator flatness compensation procedure, 7-9
 - Front panel attenuator flatness compensation procedure using power meter, 7-15
 - Front panel output compensation with default attenuator data, 7-9
 - Front panel output flatness compensation procedure, 7-5
 - Het band level adjustment, 7-8
 - Level compensation data mixing, 7-4
 - Limits 7-3
 - Procedures
 - Remote, 7-18
 - Remote attenuator compensation procedure, 7-20
 - Remote output compensation procedures, 7-18
- Location of major assemblies, 5-2
- Manual status information, 8-5
- Medium-Stability Reference (6080A-132), 9-2
 - Adjusting the reference frequency, 9-2
 - Parts list, 9-3
- Memory, 6B-1
- Memory control, 6B-3
- Microprocessor, 6B-1
- Mod Control PCA (A33) (also see RF level)
 - Access procedure, 5-7
 - Circuit description, 6E-9
 - FM control signals generation, 6E-11
 - FM input voltage processing, 6E-9
 - FM steer voltage generation, 6E-11
 - Parts list, 8-68
 - Schematic, 10-57
 - Test points, 6D-11
- Mod Oscillator PCA (A6)
 - Access procedure, 5-6
 - Block diagram, 6F-1
 - Circuit description, 6F-1
 - Direct digital synthesized wave generator, 6F-1
 - Parts list, 8-35
 - Pulse generator, 6F-3
 - Schematic, 10-19
 - Signal routing, 6F-3
 - Troubleshooting and adjustments, 6F-4
 - Direct digital synthesizer, 6F-4
 - Pulse generator, 6F-5
- Modulation tests, 3-23
 - Amplitude modulation tests, 3-25
 - Frequency modulation tests, 3-29
 - Internal modulation oscillator tests, 3-23
 - Phase modulation tests, 3-31
- Module I/O interface, 6B-3
- N-divider logic states, 6C-27
- Non-harmonic spurious signals test using RF spectrum analyzer, 3-17
- Options, 9-1
- Output leakage test, 3-14
- Output/level control, 2-7
- Output PCA (A31) (also see RF level)
 - Access procedure, 5-6
 - Block diagram, 6D-2
 - Parts list, 8-59
 - Schematic, 10-48
- Overrange/uncal status codes, D-1
- Parts lists, 8-1
 - A1 Display PCA, 8-20
 - A2 Coarse Loop PCA, 8-22
 - A3 Subsynthesizer VCO PCA, 8-27
 - A4 Subsynthesizer PCA, 8-29
 - A5 Coarse Loop VCO PCA, 8-33
 - A6 Mod Oscillator PCA, 8-35
 - A9 Sum Loop VCO PCA, 8-37
 - A12 Sum Loop PCA, 8-39
 - A13 Controller PCA, 8-43
 - A14 FM PCA, 8-46
 - A15 Power Supply PCA, 8-51
 - A16 IEEE-488 Connector PCA, 8-54
 - A19 Switch PCA, 8-55
 - A22 Delay Line PCA, 8-56
 - A31 Output PCA, 8-59
 - A32 Premodulator PCA, 8-64
 - A33 Modulation Control PCA, 8-68
 - A35 Attenuator/RPP Assembly, 8-72
 - A35A7 Relay Driver PCA, 8-73
 - A35A34 Attenuator PCA, 8-75
 - Final Assembly, 8-5
 - How to obtain parts, 8-3
- Performance tests, 3-1
- Phase modulation, 2-6
- Pivoting synthesizer module warning, 5-2
- Power Supply PCA (A15), 2-8
 - Adjustment procedure, 6A-5
 - Block diagram, 6A-2
 - Circuit description, 6A-1
 - Parts list, 8-51
 - Schematic, 10-38
 - Troubleshooting, 6A-4
- Power-on test, 3-1
- Premodulator PCA (A32) (also see RF level)
 - Access procedure, 5-7
 - Block diagram, 6D-3
 - Parts list, 8-64

INDEX, *continued*

- Schematic, 10-52
- Pulse modulation, 2-7
- Pulse tests, 3-37
- Raising and lowering the synthesizer module, 5-3
- Rear Output/Modulation Input (Option 6080A-830), 9-3
 - Theory of operation, 9-3
 - Parts list, 9-4
- Reference oscillator calibration, 4-12
 - Front panel procedure, 4-12
 - Remote procedure, 4-13
- Rejected entry codes, C-1
- Relay Driver PCA
 - Parts list, 8-73
 - Schematic, 10-61
- Removing PCAs, see access procedures and replacing modules
- Replacing modules, 6-5
 - A1 Display PCA, 6-7
 - A2 Coarse Loop PCA, 6-7
 - A3 Subsynthesizer VCO PCA, 6-7
 - A4 Subsynthesizer PCA, 6-7
 - A5 Coarse Loop VCO PCA, 6-7
 - A6 Mod Oscillator PCA, 6-7
 - A7 Relay Driver PCA, 6-7
 - A9 Sum Loop VCO PCA, 6-8
 - A12 Sum Loop PCA, 6-9
 - A13 Controller PCA, 6-9
 - A14 FM PCA, 6-9
 - A15 Power Supply PCA, 6-9
 - A19 Switch PCA, 6-9
 - A22 Delay Line Assembly (A25, A26, Delay Cable, Trim Cable), 6-9
 - A31 Output PCA, 6-8
 - A32 Premodulator PCA, 6-8
 - A33 Modulation Control PCA, 6-8
 - A35 Attenuator/RPP Assembly (A35A7, A35A34), 6-9
- Updating compensation memory with module exchange data, 6-10
- Residual AM noise test, 3-21
- RF level adjustments, 6D-10
 - FM Gain Adjustment, R82, on Mod Control PCA, 6D-21
 - FM INV Balance, R102 on Mod Control PCA, 6D-21
 - FM Steer Gain, R101 on Mod Control PCA, 6D-21
 - Mod Control PCA AM DAC Offset Adjustment, R8, 6D-13
 - Mod Control PCA AM Depth Adjustment, R10, 6D-15
 - Mod Control PCA External Modulation Level Indicator Adjustment, R71, 6D-17
 - Mod Control PCA Level DAC Offset Adjustment, R23, 6D-12
 - Mod Control PCA RF Level Adjustment, R20, 6D-16
 - Mod Control PCA Sum Steer Gain Adjustment, R99, 6D-17
 - Output PCA Het Level Adjustment, R96, 6D-18
 - Output PCA Overall Gain Adjustment, R143, 6D-19
 - Output PCA Q5 Bias Adjustment, R46, and Q6 Bias Adjustment, R73, 6D-20
- Premodulator PCA Bandwidth Adjustment, R51, 6D-18
- RF level
 - Block diagram, 6D-2
 - Calibration, 4-9
 - Front panel procedure, 4-10
 - Remote procedure, 4-10
 - Circuit description, 6D-4
 - Level control, 6D-7
 - Leveling loop, 6D-7
 - RF path, 6D-4
 - Troubleshooting, 6D-8
 - Fault tree, 6D-1
 - Output assembly test point signal information, 6D-11
 - Unleveled condition, 6D-9
- Safety, following Title Page, 5-1
- Schematic diagrams
 - A1 Display PCA, 10-3
 - A2 Coarse Loop PCA, 10-6
 - A3 Subsynthesizer VCO PCA, 10-11
 - A4 Subsynthesizer PCA, 10-13
 - A5 Coarse Loop VCO PCA, 10-17
 - A6 Mod Oscillator PCA, 10-19
 - A9 Sum Loop VCO PCA, 10-22
 - A12 Sum Loop PCA, 10-24
 - A13 Controller PCA, 10-28
 - A14 FM PCA, 10-33
 - A15 Power Supply PCA, 10-38
 - A16 IEEE Connector PCA, 10-41
 - A17 Cable Transition PCA, 10-42
 - A18 Cable Transition PCA, 10-43
 - A19 Switch PCA, 10-44
 - A22 Delay Line Assembly, 10-46
 - A31 Output PCA, 10-48
 - A32 Premodulator PCA, 10-52
 - A33 Modulation Control PCA, 10-57
 - A35A7 Relay Driver PCA, 10-61
 - A35A34 Attenuator PCA, 10-63
- Self test status codes, E-1
- Self tests, 6-11
 - AM, 6-12
 - Coarse loop, 6-13
 - DC FM, 6-13
 - Digital, 6-11
 - Filter, 6-15
 - FM, 6-12
 - ϕ M, 6-13
 - Pulse modulator, 6-15
 - RF output, 6-14
 - Subsynthesizer, 6-14
 - Sum loop, 6-14
- Service centers, 8-4
- Special function table, B-1
- Specifications, 1-2
- Status
 - And control latches, 6B-4
 - Signals and status codes, 6-15

- Subsynthesizer PCA (A4)
 - Access procedure, 5-5
 - Adjustments, 6C-13
 - 10-kHz notch adjustment, L56, 6C-15
 - Lower clamp adjustment, R99, 6C-13
 - SSB mixer LO drive adjustment, R106, 6C-14
 - Steering DAC full-scale adjustment, 6C-13
 - Upper clamp adjustment, R98, 6C-14
 - Block diagram, 6C-3
 - Circuit description, 6C-1
 - DACs and latches, 6C-9
 - Loop amplifier, 6C-9
 - Low-order digits generator, 6C-9
 - N-divider, 6C-4
 - Phase detector, 6C-8
 - Single-sideband mixer, 6C-1
 - Compensation procedures, 7-26
 - Front panel, 7-27
 - Remote, 7-29
 - Parts list, 8-29
 - Schematic, 10-13
 - Troubleshooting, 6C-9
- Subsynthesizer VCO PCA (A3)
 - Access procedure, 5-5
 - Circuit description, 6C-16
 - Parts list, 8-27
 - Schematic, 10-11
 - Troubleshooting, 6C-16
- Sum Loop PCA (A12)
 - Access procedure, 5-8
 - Adjustments, 6C-44
 - 10-kHz notch adjustment, L56, 6C-15
 - Lower clamp adjustment, R99, 6C-13
 - Steering DAC full-scale adjustment, 6C-13
 - SSB mixer LO drive adjustment, R106, 6C-14
 - Upper clamp adjustment, R98, 6C-14
 - Block diagram, 6C-36
 - Circuit description, 6C-37
 - Audio section, 6C-38
 - RF section, 6C-37
 - Compensation procedures, 7-32
 - Front panel, 7-32
 - Remote, 7-33
 - Parts list, 8-39
 - RF circuitry test information, 6C-43
 - RF section dc bias voltages, 6C-43
 - Schematic, 10-24
 - Test points, 6C-44
 - Troubleshooting, 6C-41
- Sum Loop VCO PCA (A9)
 - Access procedure, 5-7
 - Adjustment, 6C-50
 - Block diagram, 6C-36
 - Circuit description, 6C-48
 - Parts list, 8-37
 - Schematic, 10-22
 - Troubleshooting, 6C-49
- Switch PCA (A19)
 - Parts list, 8-55
 - Schematic, 10-44
- Synthesis test, 3-5
- Test equipment, 3-1
- Theory of operation, 2-1
- Troubleshooting, introduction, 6-2
- Voltage standing-wave ratio (VSWR) tests, 3-35